

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	DMA, I ² S, POR, PWM, WDT
Number of I/O	14
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	A/D 9x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-TSSOP
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f038f6p6tr

Contents STM32F038x6

Contents

1	Intro	duction		. 8	
2	Desc	ription		. 9	
3	Fund	tional o	verview	11	
	3.1	ARM®-	Cortex [®] -M0 core	.11	
	3.2	Memor	ies	.11	
	3.3	Boot m	odes	.11	
	3.4	Cyclic r	redundancy check calculation unit (CRC)	12	
	3.5	Power	management	12	
		3.5.1	Power supply schemes		
		3.5.2	Power-on reset	. 12	
		3.5.3	Low-power modes	. 12	
	3.6	Clocks	and startup	13	
	3.7	Genera	ıl-purpose inputs/outputs (GPIOs)	14	
	3.8	Direct r	memory access controller (DMA)	15	
	3.9	3.9 Interrupts and events			
		3.9.1	Nested vectored interrupt controller (NVIC)	. 15	
		3.9.2	Extended interrupt/event controller (EXTI)	. 15	
	3.10	Analog	-to-digital converter (ADC)	15	
		3.10.1	Temperature sensor	. 16	
		3.10.2	Internal voltage reference (V _{REFINT})		
		3.10.3	V _{BAT} battery voltage monitoring	. 16	
	3.11	Timers	and watchdogs		
		3.11.1	Advanced-control timer (TIM1)		
		3.11.2	General-purpose timers (TIM2, 3, 14, 16, 17)		
		3.11.3	Independent watchdog (IWDG)		
		3.11.4	System window watchdog (WWDG)		
	0.40	3.11.5	SysTick timer		
	3.12		me clock (RTC) and backup registers		
	3.13		tegrated circuit interface (I ² C)		
	3.14		sal synchronous/asynchronous receiver/transmitter (USART)		
	3.15	Serial p	peripheral interface (SPI) / Inter-integrated sound interface (I ² S) .	21	



Contents STM32F038x6

7	Packa	ackage information				
	7.1	LQFP4	8 package information	80		
	7.2	UFQFP	N32 package information	82		
	7.3	UFQFP	N28 package information	86		
	7.4	WLCSF	25 package information	89		
	7.5	TSSOP	20 package information	92		
	7.6	Therma	I characteristics	95		
		7.6.1	Reference document	. 95		
		7.6.2	Selecting the product temperature range	. 96		
8	Orde	ring inf	ormation	98		
9	Revis	ion his	ory	99		

STM32F038x6 List of tables

List of tables

Table 1.	Device summary	
Table 2.	STM32F038x6 family device features and peripheral counts	
Table 3.	Temperature sensor calibration values	
Table 4.	Internal voltage reference calibration values	
Table 5.	Timer feature comparison	
Table 6.	Comparison of I ² C analog and digital filters	
Table 7.	STM32F038x6 I ² C implementation	20
Table 8.	STM32F038x6 USART implementation	21
Table 9.	STM32F038x6 SPI/I2S implementation	21
Table 10.	Legend/abbreviations used in the pinout table	26
Table 11.	Pin definitions	26
Table 12.	Alternate functions selected through GPIOA_AFR registers for port A	31
Table 13.	Alternate functions selected through GPIOB_AFR registers for port B	
Table 14.	STM32F038x6 peripheral register boundary addresses	
Table 15.	Voltage characteristics	
Table 16.	Current characteristics	
Table 17.	Thermal characteristics	
Table 18.	General operating conditions	
Table 19.	Operating conditions at power-up / power-down	
Table 20.	Embedded internal reference voltage	
Table 21.	Typical and maximum current consumption from V_{DD} supply at VDD = 1.8 V	
Table 22.	Typical and maximum current consumption from the V _{DDA} supply	
Table 23.	Typical and maximum consumption in Stop mode	
Table 24.	Typical and maximum current consumption from the V _{BAT} supply	
Table 25.	Typical current consumption, code executing from Flash memory,	
	running from HSE 8 MHz crystal	47
Table 26.	Switching output I/O current consumption	
Table 27.	Peripheral current consumption	
Table 28.	Low-power mode wakeup timings	
Table 29.	High-speed external user clock characteristics	
Table 30.	Low-speed external user clock characteristics	
Table 31.	HSE oscillator characteristics	
Table 32.	LSE oscillator characteristics (f _{LSE} = 32.768 kHz)	
Table 33.	HSI oscillator characteristics	
Table 34.	HSI14 oscillator characteristics.	
Table 35.	LSI oscillator characteristics	
Table 36.	PLL characteristics	
Table 37.	Flash memory characteristics	
Table 38.	Flash memory endurance and data retention	60
Table 39.	EMS characteristics	
Table 40.	EMI characteristics	
Table 41.	ESD absolute maximum ratings	
Table 42.	Electrical sensitivities	
Table 43.	I/O current injection susceptibility	
Table 44.	I/O static characteristics	
Table 45.	Output voltage characteristics	
Table 46.	I/O AC characteristics	
Table 47.	NRST pin characteristics	
	, , , , , , , , , , , , , , , , , , , ,	



List of tables STM32F038x6

Table 48.	NPOR pin characteristics	9
Table 49.	ADC characteristics	9
Table 50.	R _{AIN} max for f _{ADC} = 14 MHz	'0
Table 51.	ADC accuracy	
Table 52.	TS characteristics	
Table 53.	V _{BAT} monitoring characteristics	
Table 54.	TIMx characteristics	
Table 55.	IWDG min/max timeout period at 40 kHz (LSI)	'4
Table 56.	WWDG min/max timeout value at 48 MHz (PCLK)	
Table 57.	I ² C analog filter characteristics	'5
Table 58.	SPI characteristics	
Table 59.	I ² S characteristics	7
Table 60.	LQFP48 package mechanical data8	31
Table 61.	UFQFPN32 package mechanical data	34
Table 62.	UFQFPN28 package mechanical data	6
Table 63.	WLCSP25 package mechanical data	9
Table 64.	WLCSP25 recommended PCB design rules9	0
Table 65.	TSSOP20 package mechanical data	2
Table 66.	Package thermal characteristics	
Table 67.	Ordering information scheme	
Table 68.	Document revision history	

Introduction STM32F038x6

1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32F038x6 microcontrollers.

This document should be read in conjunction with the STM32F0xxxx reference manual (RM0091). The reference manual is available from the STMicroelectronics website www.st.com.

For information on the ARM[®] Cortex[®]-M0 core, please refer to the Cortex[®]-M0 Technical Reference Manual, available from the www.arm.com website.



STM32F038x6 Description

2 Description

The STM32F038x6 microcontrollers incorporate the high-performance ARM[®] Cortex[®]-M0 32-bit RISC core operating at up to 48 MHz frequency, high-speed embedded memories (32 Kbytes of Flash memory and 4 Kbytes of SRAM), and an extensive range of enhanced peripherals and I/Os. All devices offer standard communication interfaces (one I²C, one SPI/ I²S and one USART), one 12-bit ADC, five 16-bit timers, one 32-bit timer and an advanced-control PWM timer.

The STM32F038x6 microcontrollers operate in the -40 to +85 $^{\circ}$ C and -40 to +105 $^{\circ}$ C temperature ranges at a 1.8 V ± 8% power supply. A comprehensive set of power-saving modes allows the design of low-power applications.

The STM32F038x6 microcontrollers include devices in five different packages ranging from 20 pins to 48 pins with a die form also available upon request. Depending on the device chosen, different sets of peripherals are included.

These features make the STM32F038x6 microcontrollers suitable for a wide range of applications such as application control and user interfaces, hand-held equipment, A/V receivers and digital TV, PC peripherals, gaming and GPS platforms, industrial applications, PLCs, inverters, printers, scanners, alarm systems, video intercoms and HVACs.

Table 2. STM32F038x6 family device features and peripheral counts

Peripheral		STM32F038Fx	STM32F038Ex	STM32F038Gx	STM32F038Kx	STM32F038Cx		
Flash mem	ory (Kbyte)			32				
SRAM	(Kbyte)			4				
Advanced control				1 (16-bit)				
Timers	General purpose			4 (16-bit) 1 (32-bit)				
	SPI [I ² S] ⁽¹⁾		1 [1]					
Comm.	I ² C	1						
	USART	1						
_	t ADC f channels)	1 (8 ext. + 3 int.) 1 (10 ext. + 3 int.) (10 ext. + 3 int.)			3 int.)			
GP	lOs	14	19	22	26	38		
Max. CPU	frequency	48 MHz						
Operatin	g voltage	V_{DD} = 1.8 V ± 8%, V_{DDA} = from V_{DD} to 3.6 V						
Operating t	emperature	Ambient operating temperature: -40°C to 85°C / -40°C to 105°C Junction temperature: -40°C to 105°C / -40°C to 125°C						
Pack	ages	TSSOP20	WLCSP25	UFQFPN28	UFQFPN32	LQFP48		

^{1.} The SPI interface can be used either in SPI mode or in I^2S audio mode.

Functional overview STM32F038x6

TIM2, TIM3

STM32F038x6 devices feature two synchronizable 4-channel general-purpose timers. TIM2 is based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. TIM3 is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. They feature 4 independent channels each for input capture/output compare, PWM or one-pulse mode output. This gives up to 12 input captures/output compares/PWMs on the largest packages.

The TIM2 and TIM3 general-purpose timers can work together or with the TIM1 advanced-control timer via the Timer Link feature for synchronization or event chaining.

TIM2 and TIM3 both have independent DMA request generation.

These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

Their counters can be frozen in debug mode.

TIM14

This timer is based on a 16-bit auto-reload upcounter and a 16-bit prescaler.

TIM14 features one single channel for input capture/output compare, PWM or one-pulse mode output.

Its counter can be frozen in debug mode.

TIM16 and TIM17

Both timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler.

They each have a single channel for input capture/output compare, PWM or one-pulse mode output.

TIM16 and TIM17 have a complementary output with dead-time generation and independent DMA request generation.

Their counters can be frozen in debug mode.

3.11.3 Independent watchdog (IWDG)

The independent watchdog is based on an 8-bit prescaler and 12-bit downcounter with user-defined refresh window. It is clocked from an independent 40 kHz internal RC and as it operates independently from the main clock, it can operate in Stop mode. It can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

3.11.4 System window watchdog (WWDG)

The system window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the APB clock (PCLK). It has an early warning interrupt capability and the counter can be frozen in debug mode.

STM32F038x6 Functional overview

3.11.5 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- a 24-bit down counter
- autoreload capability
- maskable system interrupt generation when the counter reaches 0
- programmable clock source (HCLK or HCLK/8)

3.12 Real-time clock (RTC) and backup registers

The RTC and the five backup registers are supplied through a switch that takes power either on V_{DD} supply when present or through the V_{BAT} pin. The backup registers are five 32-bit registers used to store 20 bytes of user application data when V_{DD} power is not present. They are not reset by a system or power reset.

The RTC is an independent BCD timer/counter. Its main features are the following:

- calendar with subseconds, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format
- automatic correction for 28, 29 (leap year), 30, and 31 day of the month
- programmable alarm with wake up from Stop mode capability
- on-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize the RTC with a master clock
- digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal inaccuracy
- two anti-tamper detection pins with programmable filter. The MCU can be woken up from Stop mode on tamper event detection
- timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event. The MCU can be woken up from Stop mode on timestamp event detection
- reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision

The RTC clock sources can be:

- a 32.768 kHz external crystal
- a resonator or oscillator
- the internal low-power RC oscillator (typical frequency of 40 kHz)
- the high-speed external clock divided by 32

3.13 Inter-integrated circuit interface (I²C)

The I²C interface (I2C1) can operate in multimaster or slave modes. It can support Standard mode (up to 100 kbit/s), Fast mode (up to 400 kbit/s) and Fast Mode Plus (up to 1 Mbit/s) with extra output drive.

It supports 7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (two addresses, one with configurable mask). It also includes programmable analog and digital noise filters.

Functional overview STM32F038x6

Analog filter Digital filter **Aspect** Pulse width of Programmable length from 1 to 15 ≥ 50 ns suppressed spikes I2Cx peripheral clocks –Extra filtering capability vs. **Benefits** Available in Stop mode standard requirements -Stable length Wakeup from Stop on address Variations depending on Drawbacks match is not available when digital temperature, voltage, process filter is enabled.

Table 6. Comparison of I²C analog and digital filters

In addition, I2C1 provides hardware support for SMBUS 2.0 and PMBUS 1.1: ARP capability, Host notify protocol, hardware CRC (PEC) generation/verification, timeouts verifications and ALERT protocol management. I2C1 also has a clock domain independent from the CPU clock, allowing the I2C1 to wake up the MCU from Stop mode on address match.

The I2C peripheral can be served by the DMA controller.

I²C features⁽¹⁾ I2C1 7-bit addressing mode Χ 10-bit addressing mode Χ Χ Standard mode (up to 100 kbit/s) Fast mode (up to 400 kbit/s) Χ Χ Fast Mode Plus with extra output drive I/Os (up to 1 Mbit/s) Χ Independent clock **SMBus** Χ Х Wakeup from STOP

Table 7. STM32F038x6 I²C implementation

3.14 Universal synchronous/asynchronous receiver/transmitter (USART)

The device embeds one universal synchronous/asynchronous receiver/transmitter (USART1) which communicates at speeds of up to 6 Mbit/s.

It provides hardware management of the CTS, RTS and RS485 DE signals, multiprocessor communication mode, master synchronous communication and single-wire half-duplex communication mode. USART1 supports also SmartCard communication (ISO 7816), IrDA SIR ENDEC, LIN Master/Slave capability and auto baud rate feature, and has a clock domain independent of the CPU clock, allowing to wake up the MCU from Stop mode.

The USART interface can be served by the DMA controller.

X = supported.

STM32F038x6 Functional overview

Table 8. STM32F038x6 USART implementation

USART modes/features ⁽¹⁾	USART1
Hardware flow control for modem	X
Continuous communication using DMA	X
Multiprocessor communication	X
Synchronous mode	X
Smartcard mode	X
Single-wire half-duplex communication	X
IrDA SIR ENDEC block	X
LIN mode	X
Dual clock domain and wakeup from Stop mode	X
Receiver timeout interrupt	X
Modbus communication	X
Auto baud rate detection	X
Driver Enable	Х

^{1.} X = supported.

3.15 Serial peripheral interface (SPI) / Inter-integrated sound interface (I²S)

The SPI is able to communicate up to 18 Mbit/s in slave and master modes in full-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame size is configurable from 4 bits to 16 bits.

One standard I²S interface (multiplexed with SPI1) supporting four different audio standards can operate as master or slave at half-duplex communication mode. It can be configured to transfer 16 and 24 or 32 bits with 16-bit or 32-bit data resolution and synchronized by a specific signal. Audio sampling frequency from 8 kHz up to 192 kHz can be set by an 8-bit programmable linear prescaler. When operating in master mode, it can output a clock for an external audio component at 256 times the sampling frequency.

Table 9. STM32F038x6 SPI/I²S implementation

SPI features ⁽¹⁾	SPI
Hardware CRC calculation	X
Rx/Tx FIFO	Х
NSS pulse mode	Х
I ² S mode	X
TI mode	X

^{1.} X = supported.


Table 11. Pin definitions (continued)

	Pin	num	ber		Table 11. Fill			•	Pin fund	ctions
LQFP48	UFQFPN32	UFQFPN28	WLCSP25	TSSOP20	Pin name (function upon reset)	Pin type	Pin type I/O structure		Alternate functions	Additional functions
17	13	13	E4	13	PA7	I/O	ТТа	-	SPI1_MOSI, I2S1_SD, TIM3_CH2, TIM14_CH1, TIM1_CH1N, TIM17_CH1, EVENTOUT	ADC_IN7
18	14	14	E3	-	PB0	I/O	ТТа	-	TIM3_CH3, TIM1_CH2N, EVENTOUT	ADC_IN8
19	15	-	1	-	PB1	I/O	ТТа	-	TIM3_CH4, TIM14_CH1, TIM1_CH3N	ADC_IN9
20	16	15	E2	14	NPOR	I	POR	(4)	Device power-on reset input	
21	ı	-	i	-	PB10	I/O	FTf	ı	TIM2_CH3, I2C1_SCL	-
22	ı	-	1	-	PB11	I/O	FTf	-	TIM2_CH4, EVENTOUT, I2C1_SDA	-
23	0	16	E1	15	VSS	S	-	-	Grou	nd
24	17	17	D1	16	VDD	S	-	ı	Digital power	er supply
25	ı	-	1	-	PB12	I/O	FT	1	TIM1_BKIN, EVENTOUT, SPI1_NSS	-
26	-	-	1	-	PB13	I/O	FT	-	TIM1_CH1N, SPI1_SCK	-
27	ı	-	ı	-	PB14	I/O	FT	ı	TIM1_CH2N, SPI1_MISO	-
28	ı	-	ı	-	PB15	I/O	FT	-	TIM1_CH3N, SPI1_MOSI	RTC_REFIN
29	18	18	D2	-	PA8	I/O	FT	-	USART1_CK, TIM1_CH1, EVENTOUT, MCO	-

Electrical characteristics STM32F038x6

6.1.7 Current consumption measurement

Figure 12. Current consumption measurement scheme



6.3 Operating conditions

6.3.1 General operating conditions

Table 18. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit	
f _{HCLK}	Internal AHB clock frequency	-	0	48	MHz	
f _{PCLK}	Internal APB clock frequency	-	0	48	IVII IZ	
V_{DD}	Standard operating voltage	-	1.65	1.95	V	
V	Analog operating voltage (ADC not used)	Must have a potential equal	V_{DD}	3.6	V	
V_{DDA}	Analog operating voltage (ADC used)	to or higher than V _{DD}	2.4	3.6	V	
V_{BAT}	Backup operating voltage	-	1.65	3.6	V	
		TC and RST I/O	-0.3	V _{DDIOx} +0.3		
\/	I/O input voltage	TTa and POR I/O	-0.3	V _{DDA} +0.3 ⁽¹⁾	V	
V_{IN}		FT and FTf I/O	-0.3	5.2 ⁽¹⁾		
		BOOT0	0	5.2		
		LQFP48	-	364	i	
	Power dissipation at T_A = 85 °C for suffix 6 or T_A = 105 °C for suffix T_A = 105 °C for suffix T_A	UFQFPN32	-	526	mW	
P_{D}		UFQFPN28	-	169		
		WLCSP25	-	267		
		TSSOP20	-	182		
	Ambient temperature for the Maximum power dissipar	Maximum power dissipation	-40	85	°C	
т.	suffix 6 version	Low power dissipation ⁽³⁾	-4 0	105	C	
TA	Ambient temperature for the	nperature for the Maximum power dissipation -40		105	°C	
	suffix 7 version	Low power dissipation ⁽³⁾	-40	125	C	
TJ	lunation temporature range	Suffix 6 version	-40	105	°C	
IJ	Junction temperature range	Suffix 7 version	-40	125		

^{1.} For operation with a voltage higher than V_{DDIOx} + 0.3 V, the internal pull-up resistor must be disabled.

6.3.2 Operating conditions at power-up / power-down

The parameters given in *Table 19* are derived from tests performed under the ambient temperature condition summarized in *Table 18*.

^{2.} If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_{Jmax} . See Section 7.6: Thermal characteristics.

In low power dissipation state, T_A can be extended to this range as long as T_J does not exceed T_{Jmax} (see Section 7.6: Thermal characteristics).

Electrical characteristics STM32F038x6

trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

Caution:

Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

I/O dynamic current consumption

In addition to the internal peripheral current consumption measured previously (see *Table 27: Peripheral current consumption*), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the I/O supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DDIOx} \times f_{SW} \times C$$

where

 $I_{\mbox{\scriptsize SW}}$ is the current sunk by a switching I/O to charge/discharge the capacitive load

V_{DDIOx} is the I/O supply voltage

f_{SW} is the I/O switching frequency

C is the total capacitance seen by the I/O pin: $C = C_{INT} + C_{EXT} + C_{S}$

C_S is the PCB board capacitance including the pad pin.

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.



Electrical characteristics STM32F038x6

Table 49. ADC characteristics (continued)						
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		ADC clock = HSI14	1.5 ADC cycles + 2 f _{PCLK} cycles	-	1.5 ADC cycles + 3 f _{PCLK} cycles	-
W _{LATENCY} (2)(4)	ADC_DR register ready latency	ADC clock = PCLK/2	-	4.5	-	f _{PCLK} cycle
		ADC clock = PCLK/4	-	8.5	-	f _{PCLK} cycle
		$f_{ADC} = f_{PCLK}/2 = 14 \text{ MHz}$		0.196		μs
	Trigger conversion latency	$f_{ADC} = f_{PCLK}/2$	5.5			1/f _{PCLK}
t _{latr} (2)		$f_{ADC} = f_{PCLK}/4 = 12 \text{ MHz}$	0.219			μs
		f _{ADC} = f _{PCLK} /4	10.5			1/f _{PCLK}
		f _{ADC} = f _{HSI14} = 14 MHz	0.179	-	0.250	μs
Jitter _{ADC}	ADC jitter on trigger conversion	f _{ADC} = f _{HSI14}	-	1	-	1/f _{HSI14}
t _S ⁽²⁾	Sampling time	f _{ADC} = 14 MHz	0.107	-	17.1	μs
ıs. ,	Sampling time	-	1.5	-	239.5	1/f _{ADC}
t _{STAB} ⁽²⁾	Stabilization time	-	14			1/f _{ADC}
t _{CONV} ⁽²⁾	Total conversion time	f _{ADC} = 14 MHz, 12-bit resolution	1		18	μs
	(including sampling time)	12-bit resolution	14 to 252 (t _S for sampling +12.5 for successive approximation)			1/f _{ADC}

Table 49. ADC characteristics (continued)

- 2. Guaranteed by design, not tested in production.
- 3. Specified value includes only ADC timing. It does not include the latency of the register access.
- 4. This parameter specify latency for transfer of the conversion result to the ADC_DR register. EOC flag is set at this time.

Equation 1: R_{AIN} max formula

$$R_{AIN} < \frac{T_S}{f_{ADC} \times C_{ADC} \times \ln(2^{N+2})} - R_{ADC}$$

The formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

Table 50. R_{AIN} max for $f_{ADC} = 14$ MHz

T _s (cycles)	t _S (µs)	R _{AIN} max (kΩ) ⁽¹⁾
1.5	0.11	0.4
7.5	0.54	5.9
13.5	0.96	11.4

^{1.} During conversion of the sampled value (12.5 x ADC clock period), an additional consumption of 100 μ A on I_{DD} and 60 μ A on I_{DD} should be taken into account.

Table 57. I²C analog filter characteristics⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{AF}	Maximum width of spikes that are suppressed by the analog filter	50 ⁽²⁾	260 ⁽³⁾	ns

- 1. Guaranteed by design, not tested in production.
- 2. Spikes with widths below t_{AF(min)} are filtered.
- 3. Spikes with widths above $t_{\text{AF}(\text{max})}$ are not filtered

SPI/I²S characteristics

Unless otherwise specified, the parameters given in *Table 58* for SPI or in *Table 59* for I²S are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and supply voltage conditions summarized in *Table 18: General operating conditions*.

Refer to Section 6.3.13: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI and WS, CK, SD for I²S).

Table 58. SPI characteristics⁽¹⁾

Symbol	Parameter	Conditions Min		Max	Unit	
f _{SCK} 1/t _{c(SCK)}	CDI alask fraguensy	Master mode	-	18 MHz		
	SPI clock frequency	Slave mode	=	18	IVITZ	
t _{r(SCK)}	SPI clock rise and fall time	Capacitive load: C = 15 pF -		6	ns	
t _{su(NSS)}	NSS setup time	Slave mode	4Tpclk	-		
t _{h(NSS)}	NSS hold time	Slave mode	2Tpclk + 10	-		
t _{w(SCKH)} t _{w(SCKL)}	SCK high and low time	Master mode, f _{PCLK} = 36 MHz, presc = 4	Tpclk/2 -2	Tpclk/2 + 1		
t _{su(MI)}	Data input setup time	Master mode	4	-		
t _{su(SI)}		Slave mode	5	-		
t _{h(MI)}	Data input hold time	Master mode	4	-		
t _{h(SI)}	Data input hold time	Slave mode	5 -		ns	
t _{a(SO)} ⁽²⁾	Data output access time	Slave mode, f _{PCLK} = 20 MHz	0	0 3Tpclk		
t _{dis(SO)} (3)	Data output disable time	Slave mode	0	18		
t _{v(SO)}	Data output valid time	Slave mode (after enable edge)	-	22.5		
t _{v(MO)}	Data output valid time	Master mode (after enable edge)	-	6		
t _{h(SO)}	Data output hold time	Slave mode (after enable edge)	e) 11.5			
t _{h(MO)}	Data output noid time	Master mode (after enable edge)	2	-		
DuCy(SCK)	SPI slave input clock duty cycle	Slave mode 25 75		75	%	

- 1. Data based on characterization results, not tested in production.
- 2. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.
- 3. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z






Figure 29. I²S master timing diagram (Philips protocol)

- 1. Data based on characterization results, not tested in production.
- 2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 35. UFQFPN32 package marking example

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.

Symbol	millimeters		inches ⁽¹⁾			
	Min.	Тур.	Max.	Min.	Тур.	Max.
k	0°	-	8°	0°	-	8°


0.100

Table 65. TSSOP20 package mechanical data (continued)

1. Values in inches are converted from mm and rounded to four decimal digits.

aaa

- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15mm per side.
- 3. Dimension "E1" does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25mm per side.



0.0039

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

47/