E·XFL Renesas Electronics America Inc - HD64F36912GFHWVTR Datasheet



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	Н8/300Н
Core Size	16-Bit
Speed	12MHz
Connectivity	I ² C, SCI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	18
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/hd64f36912gfhwvtr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



The revision list can be viewed directly by clicking the title page.

The revision list summarizes the locations of revisions and additions. Details should always be checked by referring to the relevant text.

16

H8/36912 Group, H8/36902 Group

Hardware Manual

Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Tiny Series

-	
H8/36912F	HD64F36912G
H8/36902F	HD64F36902G
H8/36912	HD64336912G
H8/36911	HD64336911G
H8/36902	HD64336902G
H8/36901	HD64336901G
H8/36900	HD64336900G

Renesas Electronics

Rev.3.00 2006.09

- 1. Treatment of NC Pins
- Note: Do not connect anything to the NC pins.

The NC (not connected) pins are either not connected to any of the internal circuitry or are used as test pins or to reduce noise. If something is connected to the NC pins, the operation of the LSI is not guaranteed.

- 2. Treatment of Unused Input Pins
- Note: Fix all unused input pins to high or low level. Generally, the input pins of CMOS products are high-impedance input pins. If unused pins are in their open states, intermediate levels are induced by noise in the vicinity, a passthrough current flows internally, and a malfunction may occur.
- 3. Processing before Initialization
- Note: When power is first supplied, the product's state is undefined. The states of internal circuits are undefined until full power is supplied throughout the chip and a low level is input on the reset pin. During the period where the states are undefined, the register settings and the output state of each pin are also undefined. Design your system so that it does not malfunction because of processing while it is in this undefined state. For those products which have a reset function, reset the LSI immediately after the power supply has been turned on.
- 4. Prohibition of Access to Undefined or Reserved Addresses
- Note: Access to undefined or reserved addresses is prohibited. The undefined or reserved addresses may be used to expand functions, or test registers may have been be allocated to these addresses. Do not access these registers; the system's operation is not guaranteed if they are accessed.



Section 13	Watchdog Timer	
Figure 13.1	Block Diagram of Watchdog Timer	191
Figure 13.2	Watchdog Timer Operation Example	195
Section 14	Serial Communication Interface 3 (SCI3)	
Figure 14.1	Block Diagram of SCI3	198
Figure 14.2	Block Diagram of Noise Filter Circuit	211
Figure 14.3	Data Format in Asynchronous Communication	212
Figure 14.4	Relationship between Output Clock and Transfer Data Phase	
	(Asynchronous Mode) (Example with 8-Bit Data, Parity, Two Stop Bits)	212
Figure 14.5	Sample SCI3 Initialization Flowchart	213
Figure 14.6	Example of SCI3 Transmission in Asynchronous Mode	
	(8-Bit Data, Parity, One Stop Bit)	214
Figure 14.7	Sample Serial Transmission Data Flowchart (Asynchronous Mode)	215
Figure 14.8	Example of SCI3 Reception in Asynchronous Mode	
	(8-Bit Data, Parity, One Stop Bit)	216
Figure 14.9	Sample Serial Reception Data Flowchart (Asynchronous Mode)	218
Figure 14.10	Data Format in Clocked Synchronous Communication	219
Figure 14.11	Example of SCI3 Transmission in Clocked Synchronous Mode	221
Figure 14.12	2 Sample Serial Transmission Flowchart (Clocked Synchronous Mode)	222
Figure 14.13	3 Example of SCI3 Reception in Clocked Synchronous Mode	223
Figure 14.14	A Sample Serial Reception Flowchart (Clocked Synchronous Mode)	224
Figure 14.15	5 Sample Flowchart of Simultaneous Serial Transmit and Receive Operations	
	(Clocked Synchronous Mode)	226
Figure 14.16	5 Example of Inter-Processor Communication Using Multiprocessor Format	
	(Transmission of Data H'AA to Receiving Station A)	228
Figure 14.17	7 Sample Multiprocessor Serial Transmission Flowchart	230
Figure 14.18	3 Sample Multiprocessor Serial Reception Flowchart (1)	232
Figure 14.18	3 Sample Multiprocessor Serial Reception Flowchart (2)	233
Figure 14.19	• Example of SCI3 Reception Using Multiprocessor Format	
	(Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)	234
Figure 14.20) Receive Data Sampling Timing in Asynchronous Mode	237
Section 15	I ² C Bus Interface 2 (IIC2)	
Figure 15.1	Block Diagram of I ² C Bus Interface 2	240
Figure 15.2	External Circuit Connections of I/O Pins	241
Figure 15.3	I ² C Bus Formats	254
Figure 15.4	I ² C Bus Timing	254
Figure 15.5	Master Transmit Mode Operation Timing (1)	256
Figure 15.6	Master Transmit Mode Operation Timing (2)	256
Figure 15.7	Master Receive Mode Operation Timing (1)	258

1.4 **Pin Functions**

Table 1.1 Pin Functions

		Pi	n No.			
Туре	Symbol	FP-32D, 32P4B	FP-32A	I/O	Functions	
Power source	V_{cc}	6	2	Input	Power supply pin. Connect this pin to the system power supply.	
	V _{ss}	9	5	Input	Ground pin. Connect this pin to the system power supply (0 V).	
	AV _{cc}	5	1	Input	Analog power supply pin for the A/D converter. When the A/D converter is not used, connect this pin to the system power supply.	
	V _{CL}	12	8	Input	Internal step-down power supply pin. Connect a capacitor of around 0.1 μ F between this pin and the Vss pin for stabilization.	
Clock	OSC1	11	7	Input	These pins are connected to a	
	OSC2/ CLKOUT	10	6	Output	crystal or ceramic resonator for system clocks, or can be used to input an external clock. When an on-chip oscillator is used, system clocks can be output to OSC2. See section 5, Clock Pulse Generators, for a typical connection.	
System control	RES	7	3	Input	Reset pin. The pull-up resistor (typ. 150 k Ω) is incorporated. When driven low, the chip is reset.	
	TEST	8	4	Input	Test pin. Connect this pin to Vss.	
External interrupt	NMI	13	9	Input	Non-maskable interrupt request input pin. Be sure to pull-up by a pull-up resistor.	
	ÎRQ0, IRQ3	20, 14	16, 10	Input	External interrupt request input pins. Can select the rising or falling edge.	
	WKP5	21	17	Input	External interrupt request input pin. Can select the rising or falling edge.	



General register ER7 has the function of stack pointer (SP) in addition to its general-register function, and is used implicitly in exception handling and subroutine calls. Figure 2.4 shows the stack.



Figure 2.4 Relationship between Stack Pointer and Stack Area

2.2.2 Program Counter (PC)

This 24-bit counter indicates the address of the next instruction the CPU will execute. The length of all CPU instructions is 2 bytes (one word), so the least significant PC bit is ignored. (When an instruction is fetched, the least significant PC bit is regarded as 0). The PC is initialized when the start address is loaded by the vector address generated during reset exception-handling sequence.

2.2.3 Condition-Code Register (CCR)

This 8-bit register contains internal CPU status information, including an interrupt mask bit (I) and half-carry (H), negative (N), zero (Z), overflow (V), and carry (C) flags. The I bit is initialized to 1 by reset exception-handling sequence, but other bits are not initialized.

Some instructions leave flag bits unchanged. Operations can be performed on the CCR bits by the LDC, STC, ANDC, ORC, and XORC instructions. The N, Z, V, and C flags are used as branching conditions for conditional branch (Bcc) instructions.

For the action of each instruction on the flag bits, see appendix A.1, Instruction List.



As a result of the BSET instruction, bit 0 in PDR5 becomes 1, and P50 outputs a high-level signal. However, bits 7 and 6 of PDR5 end up with different values. To prevent this problem, store a copy of the PDR5 data in a work area in memory. Perform the bit manipulation on the data in the work area, then write this data to PDR5.

[Prior to executing BSET]

MOV.B	#80,	ROL
MOV.B	ROL,	@RAM0
MOV.B	ROL,	@PDR5

The PDR5 value (H'80) is written to a work area in memory (RAM0) as well as to PDR5.

	P57	P56	P55	P54	P53	P52	P51	P50
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	Low level
PCR5	0	0	1	1	1	1	1	1
PDR5	1	0	0	0	0	0	0	0
RAM0	1	0	0	0	0	0	0	0

[BSET instruction executed]

BSET #0, @RAMO

The BSET instruction is executed designating the PDR5 work area (RAM0).

[After executing BSET]

MOV.B	@RAM0, ROL	
MOV.B	ROL, @PDR5	

The work area (RAM0) value is written to PDR5.

	P57	P56	P55	P54	P53	P52	P51	P50
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	High level
PCR5	0	0	1	1	1	1	1	1
PDR5	1	0	0	0	0	0	0	1
RAM0	1	0	0	0	0	0	0	1



3.2 Register Descriptions

Interrupts are controlled by the following registers.

- Interrupt edge select register 1 (IEGR1)
- Interrupt edge select register 2 (IEGR2)
- Interrupt enable register 1 (IENR1)
- Interrupt enable register 2 (IENR2)
- Interrupt flag register 1 (IRR1)
- Interrupt flag register 2 (IRR2)
- Wakeup interrupt flag register (IWPR)

3.2.1 Interrupt Edge Select Register 1 (IEGR1)

IEGR1 selects the direction of an edge that generates interrupt requests of the $\overline{IRQ3}$ and $\overline{IRQ0}$ pins.

Bit	Bit Name	Initial Value	R/W	Description
7	_	0	-	Reserved
				This bit is always read as 0.
6 to 4	_	All 1		Reserved
				These bits are always read as 1.
3	IEG3	0	R/W	IRQ3 Edge Select
				0: Falling edge of IRQ3 pin input is detected
				1: Rising edge of IRQ3 pin input is detected
2, 1	_	All 0	_	Reserved
				These bits are always read as 0.
0	IEG0	0	R/W	IRQ0 Edge Select
				0: Falling edge of IRQ0 pin input is detected
				1: Rising edge of IRQ0 pin input is detected



3.2.6 Interrupt Flag Register 2 (IRR2)

Bit	Bit Name	Initial Value	R/W	Description
7	_	0	_	Reserved
				This bit is always read as 0.
6	_	_	_	Reserved
5	IRRTB1	0	R/W	Timer B1 Interrupt Request Flag
				[Setting condition]
				When timer B1 overflows
				[Clearing condition]
				When IRRTB1 is cleared by writing 0
4 to 0	_	All 1	_	Reserved
				These bits are always read as 1.

IRR2 is a status flag register for timer B1 interrupt requests.

3.2.7 Wakeup Interrupt Flag Register (IWPR)

IWPR is a status flag register for $\overline{WKP5}$ interrupt requests.

		Initial		
Bit	Bit Name	Value	R/W	Description
7, 6	—	All 1		Reserved
				These bits are always read as 1.
5	IWPF5	0	R/W	WKP5 Interrupt Request Flag
				[Setting condition]
				• When WKP5 pin is designated for interrupt input and the designated signal edge is detected.
				[Clearing condition]
				When IWPF5 is cleared by writing 0
4 to 0	_	All 0		Reserved
				These bits are always read as 0.



7.2.3 Erase Block Register 1 (EBR1)

EBR1 specifies the flash memory erase area block. EBR1 is initialized to H'00 when the SWE bit in FLMCR1 is 0. Do not set more than one bit at a time, as this will cause all the bits in EBR1 to be automatically cleared to 0.

Bit	Bit Name	Initial Value	R/W	Description
7, 6	_	All 0	_	Reserved
				These bits are always read as 0.
5	EB5	0	R/W	When this bit is set to 1, 4 kbytes of H'2000 to H'2FFF will be erased.
4	EB4	0	R/W	When this bit is set to 1, 4 kbytes of H'1000 to H'1FFF will be erased.
3	EB3	0	R/W	When this bit is set to 1, 1 kbyte of H'0C00 to H'0FFF will be erased.
2	EB2	0	R/W	When this bit is set to 1, 1 kbyte of H'0800 to H'0BFF will be erased.
1	EB1	0	R/W	When this bit is set to 1, 1 kbyte of H'0400 to H'07FF will be erased.
0	EB0	0	R/W	When this bit is set to 1, 1 kbyte of H'0000 to H'03FF will be erased.

7.2.4 Flash Memory Enable Register (FENR)

Bit 7 (FLSHE) in FENR enables or disables the CPU access to the flash memory control registers, FLMCR1, FLMCR2, and EBR1.

Bit	Bit Name	Initial Value	R/W	Description
7	FLSHE	0	R/W	Flash Memory Control Register Enable
				Flash memory control registers can be accessed when this bit is set to 1. Flash memory control registers cannot be accessed when this bit is set to 0.
6 to 0	_	All 0	_	Reserved
				These bits are always read as 0.



11.3.2 Time Constant Registers A and B (TCORA, TCORB)

TCORA and TCORB have the same function.

TCORA and TCORB are 8-bit read/write registers.

TCORA and TCNTV are compared at all times. When the TCORA and TCNTV contents match, CMFA is set to 1 in TCSRV. If CMIEA is also set to 1 in TCRV0, a CPU interrupt is requested. Note that they must not be compared during the T3 state of a TCORA write cycle.

Timer output from the TMOV pin can be controlled by the identifying signal (compare match A) and the settings of bits OS3 to OS0 in TCSRV.

TCORA and TCORB are initialized to H'FF.

11.3.3 Timer Control Register V0 (TCRV0)

TCRV0 selects the input clock signals of TCNTV, specifies the clearing conditions of TCNTV, and controls each interrupt request.

Bit	Bit Name	Initial Value	R/W	Description
7	CMIEB	0	R/W	Compare Match Interrupt Enable B
				When this bit is set to 1, interrupt request from the CMFB bit in TCSRV is enabled.
6	CMIEA	0	R/W	Compare Match Interrupt Enable A
				When this bit is set to 1, interrupt request from the CMFA bit in TCSRV is enabled.
5	OVIE	0	R/W	Timer Overflow Interrupt Enable
				When this bit is set to 1, interrupt request from the OVF bit in TCSRV is enabled.

11.5.2 Pulse Output with Arbitrary Pulse Width and Delay from TRGV Input

The trigger function can be used to output a pulse with an arbitrary pulse width at an arbitrary delay from the TRGV input, as shown in figure 11.10. To set up this output:

- 1. Set bits CCLR1 and CCLR0 in TCRV0 so that TCNTV will be cleared by compare match with TCORB.
- 2. Set bits OS3 to OS0 in TCSRV so that the output will go to 1 at compare match with TCORA and to 0 at compare match with TCORB.
- 3. Set bits TVEG1 and TVEG0 in TCRV1 and set TRGE to select the falling edge of the TRGV input.
- 4. Set bits CKS2 to CKS0 in TCRV0 and bit ICKS0 in TCRV1 to select the desired clock source.
- 5. After these settings, a pulse waveform will be output without further software intervention, with a delay determined by TCORA from the TRGV input, and a pulse width determined by (TCORB to TCORA).



Figure 11.10 Example of Pulse Output Synchronized to TRGV Input



14.3.5 Serial Mode Register (SMR)

SMR is used to set the SCI3's serial transfer format and select the baud rate generator clock source.

Bit	Bit Name	Initial Value	R/W	Description
7	СОМ	0	R/W	Communication Mode
				0: Asynchronous mode
				1: Clocked synchronous mode
6	CHR	0	R/W	Character Length (enabled only in asynchronous mode)
				0: Selects 8 bits as the data length.
				1: Selects 7 bits as the data length.
5	PE	0	R/W	Parity Enable (enabled only in asynchronous mode)
				When this bit is set to 1, the parity bit is added to transmit data before transmission, and the parity bit is checked in reception.
4	PM	0	R/W	Parity Mode (enabled only when the PE bit is 1 in asynchronous mode)
				0: Selects even parity.
				1: Selects odd parity.
3	STOP	0	R/W	Stop Bit Length (enabled only in asynchronous mode)
				Selects the stop bit length in transmission.
				0: 1 stop bit
				1: 2 stop bits
				For reception, only the first stop bit is checked, regardless of the value in the bit. If the second stop bit is 0, it is treated as the start bit of the next transmit character.
2	MP	0	R/W	Multiprocessor Mode
				When this bit is set to 1, the multiprocessor communication function is enabled. The PE bit and PM bit settings are invalid in multiprocessor mode. In clocked synchronous mode, clear this bit to 0.



14.3.8 Bit Rate Register (BRR)

BRR is an 8-bit register that adjusts the bit rate. The initial value of BRR is H'FF. Table 14.2 shows the relationship between the N setting in BRR and the n setting in bits CKS1 and CKS0 of SMR in asynchronous mode. Table 14.3 shows the maximum bit rate for each frequency in asynchronous mode. The values shown in both tables 14.2 and 14.3 are values in active (high-speed) mode. Table 14.4 shows the relationship between the N setting in BRR and the n setting in bits CKS1 and CKS0 of SMR in clocked synchronous mode. The values shown in table 14.5 are values in active (high-speed) mode. The N setting in BRR and error for other operating frequencies and bit rates can be obtained by the following formulas:

[Asynchronous Mode]

$$N = \frac{\varphi}{64 \times 2^{2n-1} \times B} \times 10^6 - 1$$

Error (%) =
$$\left\{ \frac{\phi \times 10^6}{(N+1) \times B \times 64 \times 2^{2n-1}} - 1 \right\} \times 100$$

[Clocked Synchronous Mode]

$$N = \frac{\varphi}{8 \times 2^{2n-1} \times B} \times 10^6 - 1$$

Legend B: Bit rate (bit/s)

N: BRR setting for baud rate generator ($0 \le N \le 255$)

φ: Operating frequency (MHz)

n: CSK1 and CSK0 settings in SMR ($0 \le n \le 3$)



Figure 14.12 Sample Serial Transmission Flowchart (Clocked Synchronous Mode)







Figure 15.5 Master Transmit Mode Operation Timing (1)



Figure 15.6 Master Transmit Mode Operation Timing (2)

15.4.3 Master Receive Operation

In master receive mode, the master device outputs the receive clock, receives data from the slave device, and returns an acknowledge signal. For master receive mode operation timing, refer to figures 15.7 and 15.8. The reception procedure and operations in master receive mode are shown below.

- 1. Clear the TEND bit in ICSR to 0, then clear the TRS bit in ICCR1 to 0 to switch from master transmit mode to master receive mode. Then, clear the TDRE bit to 0.
- 2. When ICDRR is read (dummy data read), reception is started, and the receive clock is output, and data received, in synchronization with the internal clock. The master device outputs the level specified by ACKBT in ICIER to SDA, at the 9th receive clock pulse.
- 3. After the reception of first frame data is completed, the RDRF bit in ICST is set to 1 at the rise of 9th receive clock pulse. At this time, the receive data is read by reading ICDRR, and RDRF is cleared to 0.
- 4. The continuous reception is performed by reading ICDRR every time RDRF is set. If 8th receive clock pulse falls after reading ICDRR by the other processing while RDRF is 1, SCL is fixed low until ICDRR is read.
- 5. If next frame is the last receive data, set the RCVD bit in ICCR1 to 1 before reading ICDRR. This enables the issuance of the stop condition after the next reception.
- 6. When the RDRF bit is set to 1 at rise of the 9th receive clock pulse, issue the stage condition.
- 7. When the STOP bit in ICSR is set to 1, read ICDRR. Then clear the RCVD bit to 0.
- 8. The operation returns to the slave receive mode.



20.2.2 DC Characteristics

Table 20.2 DC Characteristics (1)

 V_{cc} = 3.0 V to 5.5 V, V_{ss} = 0.0 V, T_a = -20°C to +75°C unless otherwise indicated.

		Applicable	Test					
Item	Symbol	Pins	Condition	Min.	Тур.	Max.	Unit	Notes
Input high	V _{IH}	RES, NMI, WKP5,	$V_{\rm cc}$ = 4.0 V to 5.5 V	$V_{cc} imes 0.8$	—	V _{cc} + 0.3	V	
vonage		IRQ0, IRQ3, ADTRG, TMRIV, TMCIV, FTCI, FTIOA to FTIOD, SCK3, TRGV		$V_{cc} \times 0.9$	—	V _{cc} + 0.3	V	
		RXD, SCL, SDA,	V_{cc} = 4.0 V to 5.5 V	$V_{cc} \times 0.7$	_	V _{cc} + 0.3	V	
		P17, P14, P22 to P20, P57 to P55, P76 to P74, P84 to P80, PC1, PC0		$V_{cc} \times 0.8$	_	V _{cc} + 0.3	V	
		PB3 to PB0	AV_{cc} = 4.0 V to 5.5 V	$AV_{cc} imes 0.7$	—	$AV_{cc} + 0.3$	V	
			$\mathrm{AV}_{\mathrm{cc}}$ = 3.0 V to 5.5 V	$AV_{cc} imes 0.8$	_	$AV_{cc} + 0.3$	V	
		OSC1	V_{cc} = 4.0 V to 5.5 V	$V_{cc} - 0.5$	—	V_{cc} + 0.3	V	
				$V_{cc} - 0.3$		V_{cc} + 0.3	V	
Input low voltage	V _{IL}	RES, NMI, WKP5, IRQ0, IRQ3, ADTRG, TMRIV,	$V_{\rm cc}$ = 4.0 V to 5.5 V	-0.3	_	V _{cc} ×0.2	V	
		TMCIV, FTCI, FTIOA to FTIOD, SCK3, TRGV		-0.3	_	V _{cc} ×0.1	V	
		RXD, SCL, SDA, P17, P14, P22 to P20, D57 to P55	V_{cc} = 4.0 V to 5.5 V	-0.3	_	$V_{cc} \times 0.3$	V	
		P76 to P74, P84 to P80, PC1, PC0		-0.3	_	V _{cc} ×0.2	V	
		PB3 to PB0	$AV_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$	-0.3	_	$AV_{cc} imes 0.3$	V	
			$AV_{cc} = 3.0 \text{ V to } 5.5 \text{ V}$	-0.3	_	$AV_{cc} imes 0.2$		
		OSC1	$V_{\rm cc}$ = 4.0 V to 5.5 V	-0.3	_	0.5	V	
				-0.3		0.3	V	

		Applicable	Test		Value				
Item	Symbol	Pins	Condition	Min.	Тур.	Max.	Unit	Notes	
Pull-up MOS	-I _p	P17, P14, P55	$V_{cc} = 5.0 \text{ V},$ $V_{iN} = 0.0 \text{ V}$	50.0	_	300.0	μA		
current			$V_{\rm CC} = 3.0 \text{ V},$ $V_{\rm IN} = 0.0 \text{ V}$	_	60.0	—	μA	Reference value	
Input capaci- tance	C _{in}	All input pins except power supply pins	f = 1 MHz, $V_{IN} = 0.0 V,$ $T_a = 25^{\circ}C$	—	_	15.0	pF		
Active mode current	I _{OPE1}	V _{cc}	Active mode 1 $V_{cc} = 5.0 V$, $f_{osc} = 12 MHz$	—	12.0	18.0	mA	*	
consump- tion			Active mode 1 $V_{cc} = 3.0 V$, $f_{osc} = 12 MHz$	_	9.6	_	mA	Reference value*	
	I _{OPE2}	V _{cc}	Active mode 2 $V_{cc} = 5.0 V$, $f_{osc} = 12 MHz$	_	2.0	2.5	mA	*	
			Active mode 2 $V_{cc} = 3.0 V$, $f_{osc} = 12 MHz$	—	1.5	_	mA	Reference value*	
Sleep mode current	I _{SLEEP1}	V _{cc}	Sleep mode 1 $V_{cc} = 5.0 V$, $f_{osc} = 12 MHz$	—	7.2	12.0	mA	*	
consump- tion			Sleep mode 1 $V_{cc} = 3.0 V$, $f_{osc} = 12 MHz$	_	6.0	_	mA	Reference value*	
	I _{SLEEP2}	V _{cc}	Sleep mode 2 $V_{cc} = 5.0 V$, $f_{osc} = 12 MHz$	_	1.8	2.2	mA	*	
			Sleep mode 2 $V_{cc} = 3.0 V$, $f_{osc} = 12 MHz$	—	1.4	—	mA	Reference value*	
Subsleep mode current consump- tion	I _{subsp}	V _{cc}	V _{cc} = 5.0 V LVDE = 0, BGRE = 0	_	_	5.0	μA	*	
Standby mode current consump- tion	I _{STBY}	V _{cc}	LVDE = 0, BGRE = 0	_		5.0	μΑ	*	

Mnemonic		Addressing Mode and Instruction Length (bytes)																	No Stat	. of tes ^{*1}	
		perand Size	×		ERn	(d, ERn)	-ERn/@ERn+	aa	(d, PC)	@aa		Operation	Condition Code						ormal	lvanced	
		õ	¥	፳	8	0	0	0	0	0	Ι		I	н	N	z	۷	с	Ϋ́ Ϋ́	¥	
MOV	MOV.W Rs, @-ERd	W					2					$ERd32-2 \rightarrow ERd32$ Rs16 $\rightarrow @ERd$	-	-	↓	↓	0	-		6	
	MOV.W Rs, @aa:16	W						4				$Rs16 \rightarrow @aa:16$	—	—	\$	¢	0	—		6	
	MOV.W Rs, @aa:24	W						6				$Rs16 \rightarrow @aa:24$	—	-	\$	€	0	-	1	8	
	MOV.L #xx:32, Rd	L	6									$\#xx:32 \rightarrow Rd32$	—	-	\$	€	0	-		6	
	MOV.L ERs, ERd	L		2								$ERs32 \to ERd32$	—	—	\$	\updownarrow	0	—	:	2	
	MOV.L @ERs, ERd	L			4							$@ERs \rightarrow ERd32$	—	—	\$	¢	0	—		8	
	MOV.L @(d:16, ERs), ERd	L				6						@(d:16, ERs) → ERd32	—	-	\$	\$	0	-	1	0	
	MOV.L @(d:24, ERs), ERd	L				10						@(d:24, ERs) → ERd32	—	-	\$	\$	0	-	14		
	MOV.L @ERs+, ERd	L					4					@ERs → ERd32 ERs32+4 → ERs32	-	-	- + + 0 -		1	0			
	MOV.L @aa:16, ERd	L						6				@aa:16 \rightarrow ERd32	_	—	\$	\$	0	—	10		
	MOV.L @aa:24, ERd	L						8				@aa:24 \rightarrow ERd32	—	—	\$	€	0	—	12		
	MOV.L ERs, @ERd	L			4							$ERs32 \rightarrow @ERd$	—	—	\$	€	0	—	8		
	MOV.L ERs, @(d:16, ERd)	L				6						ERs32 \rightarrow @(d:16, ERd)	—	—	\$	\$	0	—	1	0	
	MOV.L ERs, @(d:24, ERd)	L				10						ERs32 \rightarrow @(d:24, ERd)	—	—	\$	\$	0	—	1	4	
	MOV.L ERs, @-ERd	L					4					$\begin{array}{l} ERd324 \rightarrow ERd32 \\ ERs32 \rightarrow @ERd \end{array}$	—	-	\$	\$	0 — 10		0		
	MOV.L ERs, @aa:16	L						6				ERs32 \rightarrow @aa:16	—	—	\$	\$	0	—	1	0	
	MOV.L ERs, @aa:24	L						8				ERs32 \rightarrow @aa:24	—	—	\$	€	0	—	1	2	
POP	POP.W Rn	w									2	$\begin{array}{l} @ SP \to Rn16 \\ SP+2 \to SP \end{array}$	—	-	\$	\$	0	-		6	
	POP.L ERn	L									4	$@SP \rightarrow ERn32$ SP+4 \rightarrow SP	—	-	\$	\$	0	-	1	0	
PUSH	PUSH.W Rn	w									2	$SP-2 \rightarrow SP$ Rn16 $\rightarrow @SP$	—	-	\$	\$	0	-		6	
	PUSH.L ERn	L									4	$SP-4 \rightarrow SP$ ERn32 $\rightarrow @SP$	-	—	\$	\$	0	—	1	0	
MOVFPE	MOVFPE @aa:16, Rd	в						4				Cannot be used in this LSI	Ca thi	anno s LS	t be SI	use	ed ir	i 1			
MOVTPE	MOVTPE Rs, @aa:16	В						4				Cannot be used in this LSI	Cannot be used in this LSI								