

Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | ARM® Cortex®-M7 |
| Core Size | 32-Bit Single-Core |
| Speed | 216MHz |
| Connectivity | CANbus, EBI/EMI, I ² C, IrDA, LINbus, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, UART/USART, USB OTG |
| Peripherals | Brown-out Detect/Reset, DMA, I ² S, LCD, POR, PWM, WDT |
| Number of I/O | 129 |
| Program Memory Size | 2MB (2M x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 512K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.7V ~ 3.6V |
| Data Converters | A/D 24x12b; D/A 2x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 180-UFBGA, WLCSP |
| Supplier Device Package | 180-WLCSP (5.5x6) |
| Purchase URL | https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f778aiy6tr |

1 Description

The STM32F777xx, STM32F778Ax and STM32F779xx devices are based on the high-performance ARM[®] Cortex[®]-M7 32-bit RISC core operating at up to 216 MHz frequency. The Cortex[®]-M7 core features a floating point unit (FPU) which supports ARM[®] double-precision and single-precision data-processing instructions and data types. It also implements a full set of DSP instructions and a memory protection unit (MPU) which enhances the application security.

The STM32F777xx, STM32F778Ax and STM32F779xx devices incorporate high-speed embedded memories with a Flash memory up to 2 Mbytes, 512 Kbytes of SRAM (including 128 Kbytes of Data TCM RAM for critical real-time data), 16 Kbytes of instruction TCM RAM (for critical real-time routines), 4 Kbytes of backup SRAM available in the lowest power modes, and an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses, a 32-bit multi-AHB bus matrix and a multi layer AXI interconnect supporting internal and external memories access.


All the devices offer three 12-bit ADCs, two DACs, a low-power RTC, twelve general-purpose 16-bit timers including two PWM timers for motor control, two general-purpose 32-bit timers, a true random number generator (RNG), and a cryptographic acceleration cell. They also feature standard and advanced communication interfaces.

- Up to four I²Cs
- Six SPIs, three I²Ss in half-duplex mode. To achieve audio class accuracy, the I²S peripherals can be clocked via a dedicated internal audio PLL or via an external clock to allow synchronization.
- Four USARTs plus four UARTs
- An USB OTG full-speed and a USB OTG high-speed with full-speed capability (with the ULPI)
- Three CANs
- Two SAI serial audio interfaces
- Two SDMMC host interfaces
- Ethernet and camera interfaces
- LCD-TFT display controller
- Chrom-ART Accelerator™
- SPDIFRX interface
- HDMI-CEC

Advanced peripherals include two SDMMC interfaces, a flexible memory control (FMC) interface, a Quad-SPI Flash memory interface, a camera interface for CMOS sensors and a cryptographic acceleration cell. Refer to [Table 2: STM32F777xx, STM32F778Ax and STM32F779xx features and peripheral counts](#) for the list of peripherals available on each part number.

The STM32F777xx, STM32F778Ax and STM32F779xx devices operate in the –40 to +105 °C temperature range from a 1.7 to 3.6 V power supply. Dedicated supply inputs for USB (OTG_FS and OTG_HS) and SDMMC2 (clock, command and 4-bit data) are available on all the packages except LQFP100 for a greater power supply choice.

Figure 12. STM32F77xxx LQFP144 pinout



MS39132V1

1. The above figure shows the package top view.

Table 10. STM32F777xx, STM32F778Ax and STM32F779xx pin and ball definitions (continued)

| Pin Number | | | | | | | | | | Pin name (function after reset) | Pin type | I/O structure | Notes | Alternate functions | Additional functions |
|-------------|---------|----------|---------|---------|----------------------------|-------------------------|---------|---------|----------|---------------------------------|----------|---------------|-------|--|----------------------|
| STM32F777xx | | | | | STM32F778Ax STM32F779xx | | | | | | | | | | |
| LQFP100 | LQFP144 | UFBGA176 | LQFP176 | LQFP208 | TFBGA216 | WLCSP180 ⁽¹⁾ | LQFP176 | LQFP208 | TFBGA216 | | | | | | |
| 81 | 114 | B12 | 142 | 164 | B12 | A4 | 142 | 164 | B12 | PD0 | I/O | FT | - | DFSDM1_CKIN6, DFSDM1_DATIN7, UART4_RX, CAN1_RX, FMC_D2, EVENTOUT | - |
| 82 | 115 | C12 | 143 | 165 | C12 | D5 | 143 | 165 | C12 | PD1 | I/O | FT | - | DFSDM1_DATIN6, DFSDM1_CKIN7, UART4_TX, CAN1_TX, FMC_D3, EVENTOUT | -- |
| 83 | 116 | D12 | 144 | 166 | D12 | D6 | 144 | 166 | D12 | PD2 | I/O | FT | - | TRACED2, TIM3_ETR, UART5_RX, SDMMC1_CMD, DCMI_D11, EVENTOUT | - |
| 84 | 117 | D11 | 145 | 167 | C11 | B5 | 145 | 167 | C11 | PD3 | I/O | FT | - | DFSDM1_CKOUT, SPI2_SCK/I2S2_CK, DFSDM1_DATIN0, USART2_CTS, FMC_CLK, DCMI_D5, LCD_G7, EVENTOUT | - |
| 85 | 118 | D10 | 146 | 168 | D11 | A5 | 146 | 168 | D11 | PD4 | I/O | FT | - | DFSDM1_CKIN0, USART2_RTS, FMC_NOE, EVENTOUT | - |
| 86 | 119 | C11 | 147 | 169 | C10 | C5 | 147 | 169 | C10 | PD5 | I/O | FT | - | USART2_TX, FMC_NWE, EVENTOUT | - |
| - | 120 | D8 | 148 | 170 | F8 | B6 | 148 | 170 | F8 | VSS | S | - | - | - | - |
| - | 121 | C8 | 149 | 171 | E9 | A6 | 149 | 171 | E9 | VDDSDM MC | S | - | - | - | - |
| 87 | 122 | B11 | 150 | 172 | B11 | E6 | 150 | 172 | B11 | PD6 | I/O | FT | - | DFSDM1_CKIN4, SPI3_MOSI/I2S3_SD, SAI1_SD_A, USART2_RX, DFSDM1_DATIN1, SDMMC2_CK, FMC_NWAIT, DCMI_D10, LCD_B2, EVENTOUT | - |



Table 12. STM32F777xx, STM32F778Ax and STM32F779xx alternate function mapping (continued)

| Port | | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 | AF8 | AF9 | AF10 | AF11 | AF12 | AF13 | AF14 | AF15 |
|--------|------|-----------|-------------------|-----------|--------------------------------|-----------------------|--|--|--|---|------------------------------------|---|------------------------------|--------------------------------|--------------|--------|-----------|
| | | SYS | I2C4/UART5/TIM1/2 | TIM3/4/5 | TIM8/9/10/11/LPTIM1/DFSDM1/CEC | I2C1/2/3/4/USART1/CEC | SPI1/I2S1/SPI2/I2S2/SPI3/I2S3/SPI4/5/6 | SPI2/I2S2/SPI3/I2S3/SAI1/I2C4/UART4/DFSDM1 | SPI2/I2S2/SPI3/I2S3/SPI6/USART1/2/3/UART5/DFSDM1/SPDIF | SPI6/SAI2/USART6/UART4/5/7/8/OTG_FS/SPDIF | CAN1/2/TIM12/13/14/QUADSPI/FMC/LCD | SAI2/QUADSPI/SDMMC2/DFSDM1/OTG_HS/OTG1_FS/LCD | I2C4/CAN3/SDMMC2/ETH | UART7/FMC/SDMMC1/MDIOS/OTG2_FS | DCMI/LCD/DSI | LCD | SYS |
| Port B | PB7 | - | - | TIM4_C H2 | - | I2C1_SD A | - | DFSDM1_CKIN5 | USART1_RX | - | - | - | I2S4_SD A | FMC_NL | DCMI_V SYNC | - | EVEN TOUT |
| | PB8 | - | I2C4_SCL | TIM4_C H3 | TIM10_C H1 | I2C1_SCL | - | DFSDM1_CKIN7 | UART5_RX | - | CAN1_RX | SDMMC2_D4 | ETH_MII_TXD3 | SDMMC_D4 | DCMI_D6 | LCD_B6 | EVEN TOUT |
| | PB9 | - | I2S4_SDA | TIM4_C H4 | TIM11_CH1 | I2C1_SDA | SPI2_NS S/I2S2_WS | DFSDM1_DATIN7 | UART5_TX | - | CAN1_TX | SDMMC2_D5 | I2C4_SMB A | SDMMC_D5 | DCMI_D7 | LCD_B7 | EVEN TOUT |
| | PB10 | - | TIM2_C H3 | - | - | I2C2_SCL | SPI2_SCK/I2S2_CK | DFSDM1_DATIN7 | USART3_TX | - | QUADSPI_BK1_NCS | OTG_HS_ULPI_D3 | ETH_MII_RX_ER | - | - | LCD_G4 | EVEN TOUT |
| | PB11 | - | TIM2_C H4 | - | - | I2C2_SDA | - | DFSDM1_CKIN7 | USART3_RX | - | - | OTG_HS_ULPI_D4 | ETH_MII_TX_EN/ETH_RMII_TX_EN | - | DSI_TE | LCD_G5 | EVEN TOUT |
| | PB12 | - | TIM1_BKIN | - | - | I2C2_SMB A | SPI2_NS S/I2S2_WS | DFSDM1_DATIN1 | USART3_CK | UART5_RX | CAN2_RX | OTG_HS_ULPI_D5 | ETH_MII_TXD0/ETH_RMII_TXD0 | OTG_HS_ID | - | - | EVEN TOUT |
| | PB13 | - | TIM1_C H1N | - | - | - | SPI2_SCK/I2S2_CK | DFSDM1_CKIN1 | USART3_CTS | UART5_TX | CAN2_TX | OTG_HS_ULPI_D6 | ETH_MII_TXD1/ETH_RMII_TXD1 | - | - | - | EVEN TOUT |
| | PB14 | - | TIM1_C H2N | - | TIM8_CH2N | USART1_TX | SPI2_MISO | DFSDM1_DATIN2 | USART3_RTS | UART4_RTS | TIM12_C H1 | SDMMC2_D0 | - | OTG_HS_DM | - | - | EVEN TOUT |
| | PB15 | RTC_REFIN | TIM1_C H3N | - | TIM8_CH3N | USART1_RX | SPI2_MOSI/I2S2_SD | DFSDM1_CKIN2 | - | UART4_CTS | TIM12_C H2 | SDMMC2_D1 | - | OTG_HS_DP | - | - | EVEN TOUT |



Table 12. STM32F777xx, STM32F778Ax and STM32F779xx alternate function mapping (continued)

| Port | | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 | AF8 | AF9 | AF10 | AF11 | AF12 | AF13 | AF14 | AF15 |
|--------|------|---------|-------------------|----------|--------------------------------|-----------------------|--|--|--|---|------------------------------------|---|----------------------|--------------------------------|--------------|--------|-----------|
| | | SYS | I2C4/UART5/TIM1/2 | TIM3/4/5 | TIM8/9/10/11/LPTIM1/DFSDM1/CEC | I2C1/2/3/4/USART1/CEC | SPI1/I2S1/SPI2/I2S2/SPI3/I2S3/SPI4/5/6 | SPI2/I2S2/SPI3/I2S3/SAI1/I2C4/UART4/DFSDM1 | SPI2/I2S2/SPI3/I2S3/SPI6/USART1/2/3/UART5/DFSDM1/SPDIF | SPI6/SAI2/USART6/UART4/5/7/8/OTG_FS/SPDIF | CAN1/2/TIM12/13/14/QUADSPI/FMC/LCD | SAI2/QUADSPI/SDMMC2/DFSDM1/OTG_HS/OTG1_FS/LCD | I2C4/CAN3/SDMMC2/ETH | UART7/FMC/SDMMC1/MDIOS/OTG2_FS | DCMI/LCD/DSI | LCD | SYS |
| Port C | PC11 | - | - | - | DFSDM1_DATAIN5 | - | - | SPI3_MISO | USART3_RX | UART4_RX | QUADSPI_BK2_NCS | - | - | SDMMC_D3 | DCMI_D4 | - | EVEN TOUT |
| | PC12 | TRACED3 | - | - | - | - | - | SPI3_MOSI/I2S3_SD | USART3_CK | UART5_TX | - | - | - | SDMMC_CK | DCMI_D9 | - | EVEN TOUT |
| | PC13 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | EVEN TOUT |
| | PC14 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | EVEN TOUT |
| | PC15 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | EVEN TOUT |
| Port D | PD0 | - | - | - | DFSDM1_CKIN6 | - | - | DFSDM1_DATAIN7 | - | UART4_RX | CAN1_RX | - | - | FMC_D2 | - | - | EVEN TOUT |
| | PD1 | - | - | - | DFSDM1_DATAIN6 | - | - | DFSDM1_CKIN7 | - | UART4_TX | CAN1_TX | - | - | FMC_D3 | - | - | EVEN TOUT |
| | PD2 | TRACED2 | - | TIM3_ETR | - | - | - | - | - | UART5_RX | - | - | - | SDMMC_CMD | DCMI_D11 | - | EVEN TOUT |
| | PD3 | - | - | - | DFSDM1_CKOUT | - | SPI2_SCK/I2S2_CK | DFSDM1_DATAIN0 | USART2_CTS | - | - | - | - | FMC_CLK | DCMI_D5 | LCD_G7 | EVEN TOUT |
| | PD4 | - | - | - | - | - | - | DFSDM1_CKIN0 | USART2_RTS | - | - | - | - | FMC_NOE | - | - | EVEN TOUT |
| | PD5 | - | - | - | - | - | - | - | USART2_TX | - | - | - | - | FMC_NWE | - | - | EVEN TOUT |
| | PD6 | - | - | - | DFSDM1_CKIN4 | - | SPI3_MOSI/I2S3_SD | SAI1_SDA | USART2_RX | - | - | DFSDM1_DATAIN1 | SDMMC2_CK | FMC_WAIT | DCMI_D10 | LCD_B2 | EVEN TOUT |
| | PD7 | - | - | - | DFSDM1_DATAIN4 | - | SPI1_MOSI/I2S1_SD | DFSDM1_CKIN1 | USART2_CK | SPDIF_RX0 | - | - | SDMMC2_CMD | FMC_NE1 | - | - | EVEN TOUT |

Table 12. STM32F777xx, STM32F778Ax and STM32F779xx alternate function mapping (continued)


| Port | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 | AF8 | AF9 | AF10 | AF11 | AF12 | AF13 | AF14 | AF15 | |
|--------|------|-------------------|----------|--------------------------------|-----------------------|--|--|--|---|------------------------------------|--|----------------------|--------------------------------|--------------|--------|-----------|-----------|
| | SYS | I2C4/UART5/TIM1/2 | TIM3/4/5 | TIM8/9/10/11/LPTIM1/DFSDM1/CEC | I2C1/2/3/4/USART1/CEC | SPI1/I2S1/SPI2/I2S2/SPI3/I2S3/SPI4/5/6 | SPI2/I2S2/SPI3/I2S3/SAI1/I2C4/UART4/DFSDM1 | SPI2/I2S2/SPI3/I2S3/SPI6/USART1/2/3/UART5/DFSDM1/SPDIF | SPI6/SAI2/USART6/UART4/5/7/8/OTG_FS/SPDIF | CAN1/2/TIM12/13/14/QUADSPI/FMC/LCD | SAI2/QUADSPI/DMMC2/DFSDM1/OTG_HS/OTG1_FS/LCD | I2C4/CAN3/SDMMC2/ETH | UART7/FMC/SDMMC1/MDIOS/OTG2_FS | DCMI/LCD/DSI | LCD | SYS | |
| Port F | PF0 | - | - | - | - | I2C2_SDA | - | - | - | - | - | - | FMC_A0 | - | - | EVEN TOUT | |
| | PF1 | - | - | - | - | I2C2_SCL | - | - | - | - | - | - | FMC_A1 | - | - | EVEN TOUT | |
| | PF2 | - | - | - | - | I2C2_SMB_A | - | - | - | - | - | - | FMC_A2 | - | - | EVEN TOUT | |
| | PF3 | - | - | - | - | - | - | - | - | - | - | - | FMC_A3 | - | - | EVEN TOUT | |
| | PF4 | - | - | - | - | - | - | - | - | - | - | - | FMC_A4 | - | - | EVEN TOUT | |
| | PF5 | - | - | - | - | - | - | - | - | - | - | - | FMC_A5 | - | - | EVEN TOUT | |
| | PF6 | - | - | - | TIM10_CH1 | - | SPI5_NSS | SAI1_SDB | - | UART7_Rx | QUADSPI_BK1_IO3 | - | - | - | - | - | EVEN TOUT |
| | PF7 | - | - | - | TIM11_CH1 | - | SPI5_SCK | SAI1_MCLK_B | - | UART7_Tx | QUADSPI_BK1_IO2 | - | - | - | - | - | EVEN TOUT |
| | PF8 | - | - | - | - | - | SPI5_MISO | SAI1_SCK_B | - | UART7_RTS | TIM13_CH1 | QUADSPI_BK1_IO0 | - | - | - | - | EVEN TOUT |
| | PF9 | - | - | - | - | - | SPI5_MOSI | SAI1_FS_B | - | UART7_CTS | TIM14_CH1 | QUADSPI_BK1_IO1 | - | - | - | - | EVEN TOUT |
| | PF10 | - | - | - | - | - | - | - | - | - | QUADSPI_CLK | - | - | DCMI_D11 | LCD_DE | EVEN TOUT | |
| PF11 | - | - | - | - | - | SPI5_MOSI | - | - | - | - | SAI2_SDB | - | FMC_SDNRAS | DCMI_D12 | - | EVEN TOUT | |



Table 12. STM32F777xx, STM32F778Ax and STM32F779xx alternate function mapping (continued)

| Port | | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 | AF8 | AF9 | AF10 | AF11 | AF12 | AF13 | AF14 | AF15 |
|--------|------|-----|-------------------|----------|--------------------------------|-----------------------|--|--|--|---|------------------------------------|---|----------------------|--------------------------------|--------------|----------|-----------|
| | | SYS | I2C4/UART5/TIM1/2 | TIM3/4/5 | TIM8/9/10/11/LPTIM1/DFSDM1/CEC | I2C1/2/3/4/USART1/CEC | SPI1/I2S1/SPI2/I2S2/SPI3/I2S3/SPI4/5/6 | SPI2/I2S2/SPI3/I2S3/SAI1/I2C4/UART4/DFSDM1 | SPI2/I2S2/SPI3/I2S3/SPI6/USART1/2/3/UART5/DFSDM1/SPDIF | SPI6/SAI2/USART6/UART4/5/7/8/OTG_FS/SPDIF | CAN1/2/TIM12/13/14/QUADSPI/FMC/LCD | SAI2/QUADSPI/DMMC2/DFSDM1/OTG2_HS/OTG1_FS/LCD | I2C4/CAN3/SDMMC2/ETH | UART7/FMC/SDMMC1/MDIOS/OTG2_FS | DCMI/LCD/DSI | LCD | SYS |
| Port F | PF12 | - | - | - | - | - | - | - | - | - | - | - | - | FMC_A6 | - | - | EVEN TOUT |
| | PF13 | - | - | - | - | I2C4_SMB_A | - | DFSDM1_DATAIN6 | - | - | - | - | - | FMC_A7 | - | - | EVEN TOUT |
| | PF14 | - | - | - | - | I2C4_SCL | - | DFSDM1_CKIN6 | - | - | - | - | - | FMC_A8 | - | - | EVEN TOUT |
| | PF15 | - | - | - | - | I2C4_SDA | - | - | - | - | - | - | - | FMC_A9 | - | - | EVEN TOUT |
| Port G | PG0 | - | - | - | - | - | - | - | - | - | - | - | - | FMC_A10 | - | - | EVEN TOUT |
| | PG1 | - | - | - | - | - | - | - | - | - | - | - | - | FMC_A11 | - | - | EVEN TOUT |
| | PG2 | - | - | - | - | - | - | - | - | - | - | - | - | FMC_A12 | - | - | EVEN TOUT |
| | PG3 | - | - | - | - | - | - | - | - | - | - | - | - | FMC_A13 | - | - | EVEN TOUT |
| | PG4 | - | - | - | - | - | - | - | - | - | - | - | - | FMC_A14/FMC_BA0 | - | - | EVEN TOUT |
| | PG5 | - | - | - | - | - | - | - | - | - | - | - | - | FMC_A15/FMC_BA1 | - | - | EVEN TOUT |
| | PG6 | - | - | - | - | - | - | - | - | - | - | - | - | FMC_NE3 | DCMI_D12 | LCD_R7 | EVEN TOUT |
| | PG7 | - | - | - | - | - | - | SAI1_MCLK_A | - | USART6_CK | - | - | - | - | FMC_INT | DCMI_D13 | LCD_CLK |

Figure 25. STM32F767xx/STM32F777xx power supply scheme



1. To connect BYPASS_REG and PDR_ON pins, refer to [Section 2.18: Power supply supervisor](#) and [Section 2.19: Voltage regulator](#).
2. The two 2.2 µF ceramic capacitors should be replaced by two 100 nF decoupling capacitors when the voltage regulator is OFF.
3. The 4.7 µF ceramic capacitor must be connected to one of the V_{DD} pin.
4. V_{DDA}=V_{DD} and V_{SSA}=V_{SS}.


2. When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.
3. When the ADC is ON (ADON bit set in the ADC_CR2 register), add an additional power consumption of 1.73 mA per ADC for the analog part.
4. Guaranteed by test in production.

Table 25. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (Single bank mode, ART ON except prefetch / L1-cache ON) or SRAM on AXI (L1-cache ON), regulator ON

| Symbol | Parameter | Conditions | f _{HCLK} (MHz) | Typ | Max ⁽¹⁾ | | | Unit |
|-----------------|----------------------------|---|-------------------------|-----|------------------------|------------------------|-------------------------|------|
| | | | | | T _A = 25 °C | T _A = 85 °C | T _A = 105 °C | |
| I _{DD} | Supply current in RUN mode | All peripherals enabled ⁽²⁾⁽³⁾ | 216 | 190 | 219 | 255 | - | mA |
| | | | 200 | 177 | 205 | 241 | 268 | |
| | | | 180 | 157 | 173 | 208 | 228 | |
| | | | 168 | 139 | 153 | 185 | 204 | |
| | | | 144 | 107 | 117 | 144 | 161 | |
| | | | 60 | 48 | 54 | 81 | 98 | |
| | | | 25 | 23 | 28 | 54 | 71 | |
| | | All peripherals disabled ⁽³⁾ | 216 | 92 | 104 | 150 | - | |
| | | | 200 | 86 | 97 | 143 | 170 | |
| | | | 180 | 76 | 85 | 119 | 140 | |
| | | | 168 | 67 | 75 | 107 | 126 | |
| | | | 144 | 52 | 58 | 84 | 101 | |
| | | | 60 | 23 | 28 | 54 | 71 | |
| | | | 25 | 11 | 15 | 42 | 56 | |

1. Guaranteed by characterization results.
2. When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.
3. When the ADC is ON (ADON bit set in the ADC_CR2 register), add an additional power consumption of 1.73 mA per ADC for the analog part.

Figure 29. Low-speed external clock source AC timing diagram



High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 26 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 43*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 43. HSE 4-26 MHz oscillator characteristics⁽¹⁾

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|-------------------------------------|---|---|-------|-----|-----|------|
| f _{OSC_IN} | Oscillator frequency | | 4 | - | 26 | MHz |
| R _F | Feedback resistor | | - | 200 | - | kΩ |
| I _{DD} | HSE current consumption | V _{DD} =3.3 V, ESR= 30 Ω, C _L =5 pF@25 MHz | - | 450 | - | μA |
| | | V _{DD} =3.3 V, ESR= 30 Ω, C _L =10 pF@25 MHz | - | 530 | - | |
| ACC _{HSE} ⁽²⁾ | HSE accuracy | | - 500 | - | 500 | ppm |
| G _{m_crit_max} | Maximum critical crystal g _m | Startup | - | - | 1 | mA/V |
| t _{SU(HSE)} ⁽³⁾ | Startup time | V _{DD} is stabilized | - | 2 | - | ms |

1. Guaranteed by design.
2. This parameter depends on the crystal used in the application. The minimum and maximum values must be respected to comply with USB standard specifications.
3. t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is guaranteed by characterization results. It is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

5.3.11 PLL characteristics

The parameters given in *Table 47* and *Table 48* are derived from tests performed under temperature and V_{DD} supply voltage conditions summarized in *Table 17*.

Table 47. Main PLL characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit | |
|-----------------------|---|--|---------------------|-----|------|------|----|
| f_{PLL_IN} | PLL input clock ⁽¹⁾ | - | 0.95 ⁽²⁾ | 1 | 2.10 | MHz | |
| f_{PLL_OUT} | PLL multiplier output clock | - | 24 | - | 216 | | |
| f_{PLL48_OUT} | 48 MHz PLL multiplier output clock | - | - | 48 | 75 | | |
| f_{VCO_OUT} | PLL VCO output | - | 100 | - | 432 | | |
| t_{LOCK} | PLL lock time | VCO freq = 192 MHz | 75 | - | 200 | µs | |
| | | VCO freq = 432 MHz | 100 | - | 300 | | |
| Jitter ⁽³⁾ | Cycle-to-cycle jitter | System clock 216 MHz | RMS | - | 25 | - | ps |
| | | | peak to peak | - | ±150 | - | |
| | Period Jitter | | RMS | - | 15 | - | |
| | | | peak to peak | - | ±200 | - | |
| | Main clock output (MCO) for RMII Ethernet | Cycle to cycle at 50 MHz on 1000 samples | - | 32 | - | | |
| | Main clock output (MCO) for MII Ethernet | Cycle to cycle at 25 MHz on 1000 samples | - | 40 | - | | |
| | Bit Time CAN jitter | Cycle to cycle at 1 MHz on 1000 samples | - | 330 | - | | |
| $I_{DD(PLL)}^{(4)}$ | PLL power consumption on V_{DD} | VCO freq = 192 MHz | 0.15 | - | 0.40 | mA | |
| | | VCO freq = 432 MHz | 0.45 | - | 0.75 | | |
| $I_{DDA(PLL)}^{(4)}$ | PLL power consumption on V_{DDA} | VCO freq = 192 MHz | 0.30 | - | 0.40 | mA | |
| | | VCO freq = 432 MHz | 0.55 | - | 0.85 | | |

1. Take care of using the appropriate division factor M to obtain the specified PLL input clock values. The M factor is shared between PLL and PLLI2S.
2. Guaranteed by design.
3. The use of 2 PLLs in parallel could degraded the Jitter up to +30%.
4. Guaranteed by characterization results.

Table 48. PLLI2S characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit | |
|---|--|--|---------------------|-----|------|------|----|
| f _{PLLI2S_IN} | PLLI2S input clock ⁽¹⁾ | - | 0.95 ⁽²⁾ | 1 | 2.10 | MHz | |
| f _{PLLI2SP_OUT} | PLLI2S multiplier output clock for SPDIFRX | - | - | - | 216 | | |
| f _{PLLI2SQ_OUT} | PLLI2S multiplier output clock for SAI | - | - | - | 216 | | |
| f _{PLLI2SR_OUT} | PLLI2S multiplier output clock for I2S | - | - | - | 216 | | |
| f _{VCO_OUT} | PLLI2S VCO output | - | 100 | - | 432 | | |
| t _{LOCK} | PLLI2S lock time | VCO freq = 192 MHz | 75 | - | 200 | µs | |
| | | VCO freq = 432 MHz | 100 | - | 300 | | |
| Jitter ⁽³⁾ | Master I2S clock jitter | Cycle to cycle at 12.288 MHz on 48KHz period, N=432, R=5 | RMS | - | 90 | - | ps |
| | | | peak to peak | - | ±280 | - | |
| | | Average frequency of 12.288 MHz N = 432, R = 5 on 1000 samples | | - | 90 | - | ps |
| | WS I2S clock jitter | Cycle to cycle at 48 KHz on 1000 samples | - | 400 | - | ps | |
| I _{DD(PLLI2S)} ⁽⁴⁾ | PLLI2S power consumption on V _{DD} | VCO freq = 192 MHz | 0.15 | - | 0.40 | mA | |
| | | VCO freq = 432 MHz | 0.45 | - | 0.75 | | |
| I _{DDA(PLLI2S)} ⁽⁴⁾ | PLLI2S power consumption on V _{DDA} | VCO freq = 192 MHz | 0.30 | - | 0.40 | mA | |
| | | VCO freq = 432 MHz | 0.55 | - | 0.85 | | |

1. Take care of using the appropriate division factor M to have the specified PLL input clock values.
2. Guaranteed by design.
3. Value given with main PLL running.
4. Guaranteed by characterization results.

Table 49. PLLISAI characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|--------------------------|--|------------|---------------------|-----|------|------|
| f _{PLLSAI_IN} | PLLSAI input clock ⁽¹⁾ | - | 0.95 ⁽²⁾ | 1 | 2.10 | MHz |
| f _{PLLSAIP_OUT} | PLLSAI multiplier output clock for 48 MHz | - | - | 48 | 75 | |
| f _{PLLSAIQ_OUT} | PLLSAI multiplier output clock for SAI | - | - | - | 216 | |
| f _{PLLSAIR_OUT} | PLLSAI multiplier output clock for LCD-TFT | - | - | - | 216 | |
| f _{VCO_OUT} | PLLSAI VCO output | - | 100 | - | 432 | |

Figure 36. MIPI D-PHY HS/LP clock lane transition timing diagram





Figure 37. MIPI D-PHY HS/LP data lane transition timing diagram



5.3.14 MIPI D-PHY PLL characteristics

The parameters given in [Table 53](#) are derived from tests performed under temperature and V_{DD} supply voltage conditions summarized in [Table 17](#).

Table 53. DSI-PLL characteristics⁽¹⁾

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|------------------|-----------------------------|------------|-------|-----|------|---------|
| f_{PLL_IN} | PLL input clock | - | 4 | - | 100 | MHz |
| f_{PLL_INFIN} | PFD input clock | - | 4 | - | 25 | |
| f_{PLL_OUT} | PLL multiplier output clock | - | 31.25 | - | 500 | |
| f_{VCO_OUT} | PLL VCO output | - | 500 | - | 1000 | |
| t_{LOCK} | PLL lock time | - | - | - | 200 | μs |

Table 64. I/O current injection susceptibility⁽¹⁾

| Symbol | Description | Functional susceptibility | | Unit |
|------------------|---|---------------------------|--------------------|------|
| | | Negative injection | Positive injection | |
| I _{INJ} | Injected current on BOOT0, DSI_D0P, DSI_D0N, DSI_D1P, DSI_D1N, DSI_CKP, DSI_CKN pin | - 0 | 0 | mA |
| | Injected current on NRST pin | - 0 | NA | |
| | Injected current on PC0, PC2, PH1_OSCOUT pins | - 0 | NA | |
| | Injected current on any other FT pin | - 5 | NA | |
| | Injected current on any other pins | - 5 | +5 | |

1. NA = not applicable.

Note: It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.

5.3.20 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in [Table 65: I/O static characteristics](#) are derived from tests performed under the conditions summarized in [Table 17](#). All I/Os are CMOS and TTL compliant.


Table 65. I/O static characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|------------------|--|--|-----|-----|---|------|
| V _{IL} | FT, TTa and NRST I/O input low level voltage | 1.7 V ≤ V _{DD} ≤ 3.6 V | - | - | 0.35V _{DD} - 0.04 ⁽¹⁾ | V |
| | | | | | 0.3V _{DD} ⁽²⁾ | |
| | BOOT I/O input low level voltage | 1.75 V ≤ V _{DD} ≤ 3.6 V, -40 °C ≤ T _A ≤ 105 °C | - | - | 0.1V _{DD} + 0.1 ⁽¹⁾ | |
| | | 1.7 V ≤ V _{DD} ≤ 3.6 V, 0 °C ≤ T _A ≤ 105 °C | - | - | | |
| V _{IH} | FT, TTa and NRST I/O input high level voltage ⁽⁵⁾ | 1.7 V ≤ V _{DD} ≤ 3.6 V | | - | 0.45V _{DD} + 0.3 ⁽¹⁾ | V |
| | | | | | 0.7V _{DD} ⁽²⁾ | |
| | BOOT I/O input high level voltage | 1.75 V ≤ V _{DD} ≤ 3.6 V, -40 °C ≤ T _A ≤ 105 °C | | | 0.17V _{DD} + 0.7 ⁽¹⁾ | |
| | | 1.7 V ≤ V _{DD} ≤ 3.6 V, 0 °C ≤ T _A ≤ 105 °C | | | | |
| V _{HYS} | FT, TTa and NRST I/O input hysteresis | 1.7 V ≤ V _{DD} ≤ 3.6 V | | - | - | V |
| | | | | | 10%V _{DD} ⁽³⁾ | |
| | BOOT I/O input hysteresis | 1.75 V ≤ V _{DD} ≤ 3.6 V, -40 °C ≤ T _A ≤ 105 °C | | | | |
| | | 1.7 V ≤ V _{DD} ≤ 3.6 V, 0 °C ≤ T _A ≤ 105 °C | 0.1 | - | - | |

General PCB design guidelines


Power supply decoupling should be performed as shown in *Figure 43* or *Figure 44*, depending on whether V_{REF+} is connected to V_{DDA} or not. The 10 nF capacitors should be ceramic (good quality). They should be placed them as close as possible to the chip.

Figure 43. Power supply and reference decoupling (V_{REF+} not connected to V_{DDA})



1. V_{REF+} input is available on all package whereas the V_{REF-} is available only on UFBGA176 and TFBGA216. When V_{REF-} is not available, it is internally connected to V_{DDA} and V_{SSA} .

Figure 44. Power supply and reference decoupling (V_{REF+} connected to V_{DDA})




1. V_{REF+} input is available on all package whereas the V_{REF-} is available only on UFBGA176 and TFBGA216. When V_{REF-} is not available, it is internally connected to V_{DDA} and V_{SSA} .

Table 103. Asynchronous non-multiplexed SRAM/PSRAM/NOR write - NWAIT timings⁽¹⁾

| Symbol | Parameter | Min | Max | Unit |
|---------------------|---|-------------------|-------------------|------|
| $t_{w(NE)}$ | FMC_NE low time | $8T_{HCLK} - 1$ | $8T_{HCLK} + 1$ | ns |
| $t_{w(NWE)}$ | FMC_NWE low time | $6T_{HCLK} - 1.5$ | $6T_{HCLK} + 0.5$ | |
| $t_{su(NWAIT_NE)}$ | FMC_NWAIT valid before FMC_NEx high | $6T_{HCLK} - 1$ | - | |
| $t_{h(NE_NWAIT)}$ | FMC_NEx hold time after FMC_NWAIT invalid | $4T_{HCLK} + 2$ | - | |

1. Guaranteed by characterization results.

Figure 63. Asynchronous multiplexed PSRAM/NOR read waveforms



MS32755V1

Figure 66. Synchronous multiplexed PSRAM write timings




Table 111. Synchronous non-multiplexed PSRAM write timings⁽¹⁾

| Symbol | Parameter | Min | Max | Unit |
|----------------------|--|-------------------|-----|------|
| $t_{(CLK)}$ | FMC_CLK period | $2T_{HCLK} - 0.5$ | - | ns |
| $t_{d(CLKL-NEXL)}$ | FMC_CLK low to FMC_NEx low (x=0..2) | - | 2 | |
| $t_{(CLKH-NEXH)}$ | FMC_CLK high to FMC_NEx high (x= 0...2) | $T_{HCLK} + 0.5$ | - | |
| $t_{d(CLKL-NADVL)}$ | FMC_CLK low to FMC_NADV low | - | 0.5 | |
| $t_{d(CLKL-NADVH)}$ | FMC_CLK low to FMC_NADV high | 0 | - | |
| $t_{d(CLKL-AV)}$ | FMC_CLK low to FMC_Ax valid (x=16...25) | - | 2.5 | |
| $t_{d(CLKH-AIV)}$ | FMC_CLK high to FMC_Ax invalid (x=16...25) | T_{HCLK} | - | |
| $t_{d(CLKL-NWEL)}$ | FMC_CLK low to FMC_NWE low | - | 1.5 | |
| $t_{d(CLKH-NWEH)}$ | FMC_CLK high to FMC_NWE high | $T_{HCLK} + 1$ | - | |
| $t_{d(CLKL-Data)}$ | FMC_D[15:0] valid data after FMC_CLK low | - | 3.5 | |
| $t_{d(CLKL-NBLL)}$ | FMC_CLK low to FMC_NBL low | - | 2 | |
| $t_{d(CLKH-NBLH)}$ | FMC_CLK high to FMC_NBL high | $T_{HCLK} + 1$ | - | |
| $t_{su(NWAIT-CLKH)}$ | FMC_NWAIT valid before FMC_CLK high | 2 | - | |
| $t_{h(CLKH-NWAIT)}$ | FMC_NWAIT valid after FMC_CLK high | 3.5 | - | |

1. Guaranteed by characterization results.

NAND controller waveforms and timings

Figure 69 through Figure 72 represent synchronous waveforms, and Table 112 and Table 113 provide the corresponding timings. The results shown in this table are obtained with the following FMC configuration:

- COM.FMC_SetupTime = 0x01;
- COM.FMC_WaitSetupTime = 0x03;
- COM.FMC_HoldSetupTime = 0x02;
- COM.FMC_HiZSetupTime = 0x01;
- ATT.FMC_SetupTime = 0x01;
- ATT.FMC_WaitSetupTime = 0x03;
- ATT.FMC_HoldSetupTime = 0x02;
- ATT.FMC_HiZSetupTime = 0x01;
- Bank = FMC_Bank_NAND;
- MemoryDataWidth = FMC_MemoryDataWidth_16b;
- ECC = FMC_ECC_Enable;
- ECCPageSize = FMC_ECCPageSize_512Bytes;
- TCLRSetupTime = 0;
- TARSetupTime = 0.

In all timing tables, the T_{HCLK} is the HCLK clock period.

5.3.34 Digital filter for Sigma-Delta Modulators (DFSDM) characteristics

Unless otherwise specified, the parameters given in [Table 122](#) for DFSDM are derived from tests performed under the ambient temperature, f_{PCLK2} frequency and V_{DD} supply voltage summarized in [Table 17](#), with the following configuration:

- Output speed is set to $OSPEEDRy[1:0] = 10$
- Capacitive load $C = 30\text{pF}$
- Measurement points are done at CMOS levels: $0.5 \times V_{DD}$

Refer to [Section 5.3.20: I/O port characteristics](#) for more details on the input/output alternate function characteristics (DFSDM1_CKINx, DFSDM1_DATINx, DFSDM1_CKOUT for DFSDM1).

Table 122. DFSDM measured timing 1.71-3.6V

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|--------------------------------|-----------------------------------|---|-----|-----|----------------------------|------|
| $f_{DFSDMCLK}$ | DFSDM clock | $1.71 < V_{DD} < 3.6 \text{ V}$ | - | - | f_{SYSCLK} | |
| f_{CKIN} ($1/T_{CKIN}$) | Input clock frequency | SPI mode (SITP[1:0]=0,1), External clock mode (SPICKSEL[1:0]=0), $1.71 < V_{DD} < 3.6 \text{ V}$ | - | - | 20 ($f_{DFSDMCLK}/4$) | MHz |
| | | SPI mode (SITP[1:0]=0,1), External clock mode (SPICKSEL[1:0]=0), $2.7 < V_{DD} < 3.6 \text{ V}$ | - | - | 20 ($f_{DFSDMCLK}/4$) | |
| | | SPI mode (SITP[1:0]=0,1), Internal clock mode (SPICKSEL[1:0]≠0), $1.71 < V_{DD} < 3.6 \text{ V}$ | - | - | 20 ($f_{DFSDMCLK}/4$) | |
| | | SPI mode (SITP[1:0]=0,1), Internal clock mode (SPICKSEL[1:0]≠0), $2.7 < V_{DD} < 3.6 \text{ V}$ | - | - | 20 ($f_{DFSDMCLK}/4$) | |
| f_{CKOUT} | Output clock frequency | $1.71 < V_{DD} < 3.6 \text{ V}$ | - | - | 20 | |
| $DuCy_{CKOUT}$ | Output clock frequency duty cycle | $1.71 < V_{DD} < 3.6 \text{ V}$ | 45 | 50 | 55 | % |

7 Ordering information

Table 136. Ordering information scheme

| Example: | STM32 | F | 77x | V | G | T | 6 | xxx |
|--------------------------|--|---------------------|--|--|--|---|---|--|
| Device family | STM32 = ARM-based 32-bit microcontroller | F = general-purpose | 777 = STM32F777xx, USB OTG FS/HS, camera interface, Ethernet, LCD-TFT, cryptographic acceleration 778 = STM32F778Ax, USB OTG FS/HS, camera interface, DSI host, WLCSP with internal regulator OFF, cryptographic acceleration 779 = STM32F779xx, USB OTG FS/HS, camera interface, Ethernet, DSI host, cryptographic acceleration | V = 100 pins Z = 144 pins I = 176 pins A = 180 pins B = 208 pins N = 216 pins | G = 1024 Kbytes of Flash memory I = 2048 Kbytes of Flash memory | T = LQFP K = UFBGA H = TFBGA Y = WLCSP | 6 = Industrial temperature range, -40 to 85 °C. 7 = Industrial temperature range, -40 to 105 °C. | xxx = programmed parts TR = tape and reel |
| Product type | | | | | | | | |
| Device subfamily | | | | | | | | |
| Pin count | | | | | | | | |
| Flash memory size | | | | | | | | |
| Package | | | | | | | | |
| Temperature range | | | | | | | | |
| Options | | | | | | | | |

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.