

Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

-XF

Product Status	Obsolete
Core Processor	PowerPC e300c3
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	400MHz
Co-Processors/DSP	-
RAM Controllers	DDR2
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (3)
SATA	-
USB	USB 2.0 (1)
Voltage - I/O	1.8V, 2.5V, 3.3V
Operating Temperature	-40°C ~ 105°C (TA)
Security Features	-
Package / Case	473-LFBGA
Supplier Device Package	473-MAPBGA (19x19)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mpc8308cvmagd

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1 Overview

This figure shows the major functional units within the MPC8308. The e300 core in the MPC8308, with its 16 Kbytes of instruction and 16 Kbytes of data cache, implements the Power Architecture user instruction set architecture and provides hardware and software debugging support. In addition, the MPC8308 offers a PCI Express controller, two three-speed 10, 100, 1000 Mbps Ethernet controllers (eTSEC), a DDR2 SDRAM memory controller, a SerDes block, an enhanced local bus controller (eLBC), an integrated programmable interrupt controller (IPIC), a general purpose DMA controller, two I²C controllers, dual UART (DUART), GPIOs, USB, general purpose timers, and an SPI controller. The high level of integration in the MPC8308 helps simplify board design and offers significant bandwidth and performance.

This figure shows a block diagram of the device.



Figure 1. MPC8308 Block Diagram

2 Electrical Characteristics

This section provides the AC and DC electrical specifications and thermal characteristics for the MPC8308. The device is currently targeted to these specifications. Some of these specifications are independent of the I/O cell, but are included for a more complete reference. These are not purely I/O buffer design specifications.

2.1 Overall DC Electrical Characteristics

This section covers the ratings, conditions, and other characteristics.

Characteristic	Symbol	Recommended Value ¹	Unit
SerDes internal digital power	XCOREV _{DD}	1.0 V ± 50 mV	V
SerDes internal digital power	XCOREV _{SS}	0.0	V
SerDes I/O digital power	XPADV _{DD}	1.0 V ± 50 mV	V
SerDes analog power for PLL	SDAV _{DD}	1.0 V ± 50 mV	V
SerDes analog power for PLL	SDAV _{SS}	0	V
SerDes I/O digital power	XPADV _{SS}	0	V
Core supply voltage	V _{DD}	1.0 V ± 50 mV	V
Analog supply for e300 core APLL ²	AV _{DD1}	1.0 V ± 50 mV	V
Analog supply for system APLL ²	AV _{DD2}	1.0 V ± 50 mV	V
DDR2 DRAM I/O voltage	GV _{DD}	1.8 V ± 100 mV	V
Differential reference voltage for DDR controller	MV _{REF}	$\begin{array}{c} \text{GVDD/2} \ (0.49 \times \text{GV}_{DD} \ \text{to} \\ 0.51 \times \text{GV}_{DD}) \end{array}$	V
Standard I/O voltage (Local bus, DUART, system control and power management, eSDHC, USB, I ² C, Interrupt, Ethernet management, SPI, Miscellaneous and JTAG I/O voltage) ³	NV _{DD}	3.3 V ± 300 mV	V
eTSEC IO supply ^{4,5}	LV _{DD1} , LV _{DD2}	2.5 V ± 125 mV 3.3 V ± 300 mV	V
Analog and digital ground	V _{SS}	0.0	V
Operating temperature range ⁶	T _A /T _J	Standard = 0 to 105 Extended = -40 to 105	°C

Table 2. Recommended Operating Conditions

Notes:

¹ GV_{DD}, NV_{DD}, AV_{DD}, and V_{DD} must track each other and must vary in the same direction—either in the positive or negative direction.

² This voltage is the input to the filter discussed in Section 23.2, "PLL Power Supply Filtering," and not necessarily the voltage at the AV_{DD} pin, which may be reduced from V_{DD} by the filter.

 3 NV_{DD} here refers to NV_{DDA}, NV_{DDB}, NV_{DDG}, NV_{DDH}, NV_{DDJ} and NV_{DDP_K} from the ball map.

⁴ The max value of supply voltage should be selected based on the RGMII mode. The lower range applies to RGMII mode.

 $^5\,$ LV_{DD1} here refers to NV_{DDC} and LV_{DD2} refers to NV_{DDF} from the ball map.

⁶ Minimum temperature is specified with T_A ; Maximum temperature is specified with T_J .

Parameter/	Symbol	Min	Тур	Мах	Unit	Notes
SYS_CLK_IN frequency	f _{SYS_CLK_IN}	24	—	66.67	MHz	1, 6
SYS_CLK_IN period	t _{SYS_CLK_IN}	15	—	41.67	ns	—
SYS_CLK_IN rise and fall time	t _{KH} , t _{KL}	0.6		1.2	ns	2
SYS_CLK_IN duty cycle	t _{KHK} /t _{SYS_CLK_IN}	40	—	60	%	3
SYS_CLK_IN jitter	_	_	—	±150	ps	4, 5

Table 8. SYS_CLK_IN AC Timing Specifications

Notes:

1. Caution: The system and core must not exceed their respective maximum or minimum operating frequencies.

2. Rise and fall times for SYS_CLK_IN are measured at 0.4 and 2.7 V.

3. Timing is guaranteed by design and characterization.

4. This represents the total input jitter-short term and long term-and is guaranteed by design.

- 5. The SYS_CLK_IN driver's closed loop jitter bandwidth should be <500 kHz at -20 dB. The bandwidth must be set low to allow cascade-connected PLL-based devices to track SYS_CLK_IN drivers with the specified jitter.
- 6. Spread spectrum is allowed up to 1% down-spread @ 33 kHz (max rate).

Table 9. RTC_PIT_CLOCK AC Timing Specifications

Parameter/	Symbol	Min	Тур	Max	Unit	Notes
RTC_PIT_CLOCK frequency	f _{RTC_PIT_CLOCK}	1	32768	_	Hz	
RTC_PIT_CLOCK rise and fall time	t _{RTCH} , t _{RTCL}	1.5	—	3	μS	
RTC_PIT_CLOCK duty cycle	t _{RTCHK} /t _{RTC_PIT_CLO} СК	45	—	55	%	_

5 **RESET Initialization**

This section describes the DC and AC electrical specifications for the reset initialization timing and electrical requirements of the device.

5.1 **RESET DC Electrical Characteristics**

This table provides the DC electrical characteristics for the RESET pins.

Table 10. RESET Pins DC Electrical Characteristics

Characteristic	Symbol	Condition	Min	Мах	Unit
Input high voltage	V _{IH}	—	2.0	$NV_{DD} + 0.3$	V
Input low voltage	V _{IL}	—	-0.3	0.8	V
Input current	I _{IN}	$0 V \le V_{IN} \le NV_{DD}$		±5	μΑ
Output high voltage	V _{OH}	I _{OH} = -8.0 mA	2.4	—	V
Output low voltage	V _{OL}	I _{OL} = 8.0 mA	-	0.5	V
Output low voltage	V _{OL}	I _{OL} = 3.2 mA	_	0.4	V

Parameters	Symbol	Conditions		Min	Мах	Unit
Supply voltage 2.5 V	LV _{DD}		—	2.37	2.63	V
Output high voltage	V _{OH}	I _{OH} = -1.0 mA	LV _{DD} = Min	2.00	LV _{DD} + 0.3	V
Output low voltage	V _{OL}	I _{OL} = 1.0 mA	LV _{DD} = Min	VSS - 0.3	0.40	V
Input high voltage	V _{IH}	_	LV _{DD} = Min	1.7	LV _{DD} + 0.3	V
Input low voltage	V _{IL}	—	LV _{DD} = Min	-0.3	0.70	V
Input high current	IIH	$V_{IN}^{1} = LV_{DD}$		—	15	μΑ
Input low current	IIL	V	N ¹ = VSS	-15	_	μA

Table 22. RGMII DC Electrical Characteristics

Note:

1. V_{IN} , in this case, represents the LV_{IN} symbol referenced in Table 1 and Table 2.

8.2 MII and RGMII AC Timing Specifications

The AC timing specifications for MII and RGMII are presented in this section.

8.2.1 MII AC Timing Specifications

This section describes the MII transmit and receive AC timing specifications.

8.2.1.1 MII Transmit AC Timing Specifications

This table provides the MII transmit AC timing specifications.

Table 23. MII Transmit AC Timing Specifications

At recommended operating conditions with LV_{DDA}/LV_{DDB} /NV_{DD} of 3.3 V ± 0.3V.

Parameter/Condition	Symbol ¹	Min	Тур	Мах	Unit
TX_CLK clock period 10 Mbps	t _{MTX}	_	400	—	ns
TX_CLK clock period 100 Mbps	t _{MTX}	_	40	—	ns
TX_CLK duty cycle	t _{MTXH} /t _{MTX}	35	_	65	%
TX_CLK to MII data TXD[3:0], TX_ER, TX_EN delay	t _{MTKHDX}	1	5	15	ns
TX_CLK data clock rise VIL(min) to VIH(max)	t _{MTXR}	1.0	_	4.0	ns
TX_CLK data clock fall $V_{IH}(max)$ to $V_{IL}(min)$	t _{MTXF}	1.0	_	4.0	ns

Note:

The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{MTKHDX} symbolizes MII transmit timing (MT) for the time t_{MTX} clock reference (K) going high (H) until data outputs (D) are invalid (X). Note that, in general, the clock reference symbol representation is based on two to three letters representing the clock of a particular functional. For example, the subscript of t_{MTX} represents the MII(M) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
</sub>

Ethernet: Three-Speed Ethernet, MII Management

Table 25. RGMII AC Timing Specifications (continued)

At recommended operating conditions with LV_{DD} of 2.5 V \pm 5%.

GTX_CLK125 reference clock period	t _{G12} 6	_	8.0	_	ns
GTX_CLK125 reference clock duty cycle	t _{G125H} /t _{G125}	47		53	%

Notes:

 In general, the clock reference symbol representation for this section is based on the symbols RGT to represent RGMII timing. For example, the subscript of t_{RGT} represents the RGMII receive (RX) clock. Note also that the notation for rise (R) and fall (F) times follows the clock symbol that is being represented. For symbols representing skews, the subscript is skew (SK) followed by the clock that is being skewed (RGT).

- 2. This implies that PC board design requires clocks to be routed such that an additional trace delay of greater than 1.5 ns is added to the associated clock signal.
- 3. For 10 and 100 Mbps, t_{RGT} scales to 400 ns ± 40 ns and 40 ns ± 4 ns, respectively.
- 4. Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet's clock domains as long as the minimum duty cycle is not violated and stretching occurs for no more than three t_{RGT} of the lowest speed transitioned between.
- 5. Duty cycle reference is 0.5*LV_{DD}
- 6. This symbol is used to represent the external GTX_CLK125 and does not follow the original symbol naming convention.

This figure shows the RGMII AC timing and multiplexing diagrams.



Figure 11. RGMII AC Timing and Multiplexing Diagrams

8.3 Ethernet Management Interface Electrical Characteristics

The electrical characteristics specified here apply to MII management interface signals MDIO (management data input/output) and MDC (management data clock). The electrical characteristics for MII

and RGMII are specified in Section 8.1, "Enhanced Three-Speed Ethernet Controller (eTSEC) (10/100/1000 Mbps)—MII/RGMII Electrical Characteristics."

8.3.1 MII Management DC Electrical Characteristics

The MDC and MDIO are defined to operate at a supply voltage of 3.3 V. This table provides the DC electrical characteristics for MDIO and MDC.

Parameter	Symbol	Cond	Min	Max	Unit	
Supply voltage (3.3 V)	NV_{DD}	-	3.0	3.6	V	
Output high voltage	V _{OH}	I _{OH} = -1.0 mA	NV _{DD} = Min	2.10	NV _{DD} + 0.3	V
Output low voltage	V _{OL}	I _{OL} = 1.0 mA LV _{DD} = Min		VSS	0.50	V
Input high voltage	V _{IH}	_	_	2.0	—	V
Input low voltage	V _{IL}	_	_	—	0.80	V
Input high current	I _{IH}	NV _{DD} = Max	V _{IN} ¹ = 2.1 V	—	40	μΑ
Input low current	IIL	NV _{DD} = Max	V _{IN} = 0.5 V	-600	—	μΑ

Table 26. MII Management DC Electrical Characteristics When Powered at 3.3 V

Note:

1. V_{IN} , in this case, represents the LV_{IN} symbol referenced in Table 1 and Table 2.

8.3.2 MII Management AC Electrical Specifications

This table provides the MII management AC timing specifications.

Table 27. MII Management AC Timing Specifications

At recommended operating conditions with $\text{LV}_{\text{DDA}}/\text{LV}_{\text{DDB}}$ is 3.3 V \pm 0.3V

Parameter/Condition	Symbol ¹	Min	Тур	Мах	Unit	Notes
MDC frequency	f _{MDC}	_	2.5	—	MHz	2
MDC period	t _{MDC}	_	400	—	ns	—
MDC clock pulse width high	t _{MDCH}	32	—	—	ns	—
MDC to MDIO delay	t _{MDKHDX}	10	—	170	ns	3
MDIO to MDC setup time	t _{MDDVKH}	5	—	—	ns	—
MDIO to MDC hold time	t _{MDDXKH}	0	—	—	ns	—
MDC rise time	t _{MDCR}	—	—	10	ns	—

Ethernet: Three-Speed Ethernet, MII Management

Table 27. MII Management AC Timing Specifications (continued)

At recommended operating conditions with LV_{DDA}/LV_{DDB} is 3.3 V \pm 0.3V

Parameter/Condition	Symbol ¹	Min	Тур	Max	Unit	Notes
MDC fall time	t _{MDHF}	_	_	10	ns	_

Notes:

The symbols used for timing specifications Follow the pattern of t<sub>(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{MDKHDX} symbolizes management data timing (MD) for the time t_{MDC} from clock reference (K) high (H) until data outputs (D) are invalid (X) or data hold time. Also, t_{MDDVKH} symbolizes management data timing (MD) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{MDC} clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
</sub>

- 2. This parameter is dependent on the csb_clk speed. (The MIIMCFG[Mgmt Clock Select] field determines the clock frequency of the Mgmt Clock EC_MDC.)
- 3. This parameter is dependent on the cbs_clk speed (that is, for a csb_clk of 133 MHz, the delay is 60 ns).

This figure shows the MII management AC timing diagram.



Figure 12. MII Management Interface Timing Diagram

8.4 IEEE Std 1588[™] Timer Specifications

This section describes the DC and AC electrical specifications for the 1588 timer.

8.4.1 IEEE 1588 Timer DC Specifications

This table provides the IEEE 1588 timer DC specifications.

Table 28. GPIO DC Electrical Characteristics

Characteristic	Symbol	Condition	Min	Мах	Unit
Output high voltage	V _{OH}	I _{OH} = -8.0 mA	2.4	—	V
Output low voltage	V _{OL}	l _{OL} = 8.0 mA	_	0.5	V
Output low voltage	V _{OL}	I _{OL} = 3.2 mA	_	0.4	V
Input high voltage	V _{IH}	—	2.0	NVDD + 0.3	V

USB

Table 28. GPIO DC Electrical Characteristics (continued)

Characteristic	Symbol	Condition	Min	Мах	Unit
Input low voltage	V _{IL}	—	-0.3	0.8	V
Input current	I _{IN}	$0 \text{ V} \leq \text{V}_{IN} \leq \text{NVDD}$	-	± 5	μA

8.4.2 IEEE 1588 Timer AC Specifications

This table provides the IEEE 1588 timer AC specifications.

Table 29. IEEE 1588 Timer AC Specifications

Parameter	Symbol	Min	Max	Unit	Notes
Timer clock cycle time	t _{TMRCK}	0	70	MHz	1
Input setup to timer clock	t _{TMRCKS}	_	_	_	2, 3
Input hold from timer clock	t _{TMRCKH}	_		-	2, 3
Output clock to output valid	t _{GCLKNV}	0	6	ns	_
Timer alarm to output valid	t _{TMRAL}				2

Note:

1. The timer can operate on rtc_clock or tmr_clock. These clocks get muxed and any one of them can be selected.

2. Asynchronous signals.

3. Inputs need to be stable at least one TMR clock.

9 USB

9.1 USB Dual-Role Controllers

This section provides the AC and DC electrical specifications for the USB-ULPI interface.

9.1.1 USB DC Electrical Characteristics

This table lists the DC electrical characteristics for the USB interface.

Table 30. USB DC Electrical Characteristics

Parameter	Symbol	Min	Мах	Unit
High-level input voltage	V _{IH}	2	LVDD + 0.3	V
Low-level input voltage	V _{IL}	-0.3	0.8	V
Input current	I _{IN}	_	±5	μA
High-level output voltage, I _{OH} = -100 μA	V _{OH}	LVDD – 0.2	—	V
Low-level output voltage, $I_{OL} = 100 \ \mu A$	V _{OL}	_	0.2	V

Note:

1. The symbol V_{IN} , in this case, represents the NV_{IN} symbol referenced in Table 1 and Table 2.

10.2.2 DC Level Requirement for SerDes Reference Clocks

The DC level requirement for the MPC8308 SerDes reference clock inputs is different depending on the signaling mode used to connect the clock driver chip and SerDes reference clock inputs as described below.

- Differential Mode
 - The input amplitude of the differential clock must be between 400 mV and 1600 mV differential peak-peak (or between 200 mV and 800 mV differential peak). In other words, each signal wire of the differential pair must have a single-ended swing less than 800 mV and greater than 200 mV. This requirement is the same for both external DC-coupled or AC-coupled connection.
 - For external DC-coupled connection, as described in Section 10.2.1, "SerDes Reference Clock Receiver Characteristics," the maximum average current requirements sets the requirement for average voltage (common mode voltage) to be between 100 mV and 400 mV. Figure 17 shows the SerDes reference clock input requirement for DC-coupled connection scheme.
 - For external AC-coupled connection, there is no common mode voltage requirement for the clock driver. Since the external AC-coupling capacitor blocks the DC level, the clock driver and the SerDes reference clock receiver operate in different command mode voltages. The SerDes reference clock receiver in this connection scheme has its common mode voltage set to XCOREVSS. Each signal wire of the differential inputs is allowed to swing below and above the common mode voltage (XCOREVSS). Figure 18 shows the SerDes reference clock input requirement for AC-coupled connection scheme.
- Single-ended Mode
 - The reference clock can also be single-ended. The SD_REF_CLK input amplitude (single-ended swing) must be between 400 mV and 800 mV peak-peak (from Vmin to Vmax) with SD_REF_CLK either left unconnected or tied to ground.
 - The SD_REF_CLK input average voltage must be between 200 and 400 mV. Figure 19 shows the SerDes reference clock input requirement for single-ended signaling mode.
 - To meet the input amplitude requirement, the reference clock inputs might need to be DC or AC-coupled externally. For the best noise performance, the reference of the clock could be DC or AC-coupled into the unused phase (SD_REF_CLK) through the same source impedance as the clock input (SD_REF_CLK) in use.

High-Speed Serial Interfaces (HSSI)

This figure shows the SerDes reference clock connection reference circuits for a single-ended clock driver. It assumes the DC levels of the clock driver are compatible with the device's SerDes reference clock input's DC requirement.



Figure 23. Single-Ended Connection (Reference Only)

10.2.4 AC Requirements for SerDes Reference Clocks

The clock driver selected should provide a high quality reference clock with low phase noise and cycle-to-cycle jitter. Phase noise less than 100 kHz can be tracked by the PLL and data recovery loops and is less of a problem. Phase noise above 15 MHz is filtered by the PLL. The most problematic phase noise occurs in the 1–15 MHz range. The source impedance of the clock driver should be 50 Ω to match the transmission line and reduce reflections which are a source of noise to the system.

This table describes some AC parameters for PCI Express protocol.

Table 32. SerDes	Reference	Clock AC	Parameters
------------------	-----------	-----------------	------------

At recommended operating conditions with XCOREVDD= $1.0V \pm 5\%$

Parameter	Symbol	Min	Max	Unit	Notes
Rising Edge Rate	Rise Edge Rate	1.0	4.0	V/ns	2, 3
Falling Edge Rate	Fall Edge Rate	1.0	4.0	V/ns	2, 3
Differential Input High Voltage	V _{IH}	+200	—	mV	2
Differential Input Low Voltage	V _{IL}	_	-200	mV	2

11.3 Clocking Dependencies

The ports on the two ends of a link must transmit data at a rate that is within 600 parts per million (ppm) of each other at all times. This is specified to allow bit rate clock sources with a ± 300 ppm tolerance.

11.4 Physical Layer Specifications

Following is a summary of the specifications for the physical layer of PCI Express on this device. For further details as well as the specifications of the transport and data link layer please use the *PCI Express Base Specification*, Rev. 1.0a.

11.4.1 Differential Transmitter (TX) Output

This table defines the specifications for the differential output at all transmitters (TXs). The parameters are specified at the component pins.

Parameter	Symbol	Comments	Min	Typical	Max	Units	Note
Unit interval	UI	Each U _{PETX} is 400 ps ± 300 ppm. U _{PETX} 3 does not account for Spread Spectrum Clock dictated variations.		400	400.12	ps	1
Differential peak-to-peak output voltage	V _{TX-DIFFp-p}	$V_{PEDPPTX} = 2^* V_{TX-D+} - V_{TX-D-} $	0.8	_	1.2	V	2
De-Emphasized differential output voltage (ratio)	V _{TX-DE-RATIO}	Ratio of the $V_{PEDPPTX}$ of the second and following bits after a transition divided by the $V_{PEDPPTX}$ of the first bit after a transition.		-3.5	-4.0	dB	2
Minimum TX eye width	T _{TX-EYE}	The maximum Transmitter jitter can be derived as $T_{TX-MAX-JITTER} = 1 - U_{PEEWTX} = 0.3 UI.$	0.70	—		UI	2, 3
Maximum time between the jitter median and maximum deviation from the median	T _{TX-EYE-MEDIAN-to-} MAX-JITTER	Jitter is defined as the measurement variation of the crossing points $(V_{PEDPPTX} = 0 V)$ in relation to a recovered TX UI. A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI.			0.15	UI	2, 3
D+/D- TX output rise/fall time	T _{TX-RISE} , T _{TX-FALL}	_	0.125	—	_	UI	2, 5
RMS AC peak common mode output voltage	V _{TX-CM-ACp}	$V_{PEACPCMTX} = RMS(V_{TXD+} + V_{TXD-} /2 - V_{TX-CM-DC})$ $V_{TX-CM-DC} = DC_{(avg)} \text{ of } V_{TX-D+} + V_{TX-D-} /2$	_		20	mV	2

Table 34. Differential Transmitter (TX) Output Specifications

PCI Express

Parameter	Symbol	Comments		Typical	Max	Units	Note
Absolute delta of DC common mode voltage during L0 and electrical idle	VTX-CM-DC- ACTIVE- IDLE-DELTA	$\begin{aligned} V_{TX-CM-DC} (during L0) - V_{TX-CM-Idle-DC} \\ (During Electrical Idle) <= 100 mV \\ V_{TX-CM-DC} = DC_{(avg)} of V_{TX-D+} + \\ V_{TX-D-} /2 [L0] \\ V_{TX-CM-Idle-DC} = DC_{(avg)} of V_{TX-D+} + \\ V_{TX-D} /2 [Electrical Idle] \end{aligned}$			100	mV	2
Absolute delta of DC common mode between D+ and D–	V _{TX-CM-DC-LINE-} DELTA	$\begin{array}{l} V_{TX-CM-DC-D+} - V_{TX-CM-DC-D-} <= 25 \text{ mV} \\ V_{TX-CM-DC-D+} = DC_{(avg)} \text{ of } V_{TX-D+} \\ V_{TX-CM-DC-D-} = DC_{(avg)} \text{ of } V_{TX-D-} \end{array}$	0	_	25	mV	2
Electrical idle differential peak output voltage	V _{TX-IDLE} -DIFFp	$V_{PEEIDPTX} = V_{TX-IDLE-D+} - V_{TX-IDLE-D-} $ <= 20 mV	0	—	20	mV	2
Amount of voltage change allowed during receiver detection	V _{TX-RCV-DETECT}	The total amount of voltage change that a transmitter can apply to sense whether a low impedance Receiver is present.	_	600	_	mV	6
TX DC common mode voltage	V _{TX-DC-CM}	The allowed DC Common Mode voltage under any conditions.	—	3.6	—	V	6
TX short circuit current limit	I _{TX-SHORT}	The total current the Transmitter can provide when shorted to its ground	_	—	90	mA	_
Minimum time spent in electrical idle	T _{TX-IDLE-MIN}	Minimum time a Transmitter must be in Electrical Idle Utilized by the Receiver to start looking for an Electrical Idle Exit after successfully receiving an Electrical Idle ordered set	50		_	UI	_
Maximum time to transition to a valid electrical idle after sending an electrical idle ordered set	T _{TX} -IDLE-SET-TO-ID LE	After sending an Electrical Idle ordered set, the Transmitter must meet all Electrical Idle Specifications within this time. This is considered a debounce time for the Transmitter to meet Electrical Idle after transitioning from L0.			20	UI	_
Maximum time to transition to valid TX specifications after leaving an electrical idle condition	T _{TX} -IDLE-TO-DIFF-D ATA	Maximum time to meet all TX specifications when transitioning from Electrical Idle to sending differential data. This is considered a debounce time for the TX to meet all TX specifications after leaving Electrical Idle			20	UI	
Differential return loss	RL _{TX-DIFF}	Measured over 50 MHz to 1.25 GHz.	12	_		dB	4
Common mode return loss	RL _{TX-CM}	Measured over 50 MHz to 1.25 GHz.	6	_	—	dB	4
DC differential TX impedance	Z _{TX-DIFF-DC}	TX DC Differential mode Low Impedance	80	100	120	Ω	—
Transmitter DC impedance	Z _{TX-DC}	Required TX D+ as well as D- DC Impedance during all states	40	_	—	Ω	—
Lane-to-Lane output skew	L _{TX-SKEW}	Static skew between any two Transmitter Lanes within a single Link	_	_	500 + 2 UI	ps	—

13.3.1 High Speed Output Path (Write)

This figure provides the data and command output timing diagram.



Figure 38. High Speed Output Path

13.3.2 High Speed Input Path (Read)

This figure provides the data and command input timing diagram.



Figure 39. High Speed Input Path

16 Timers

This section describes the DC and AC electrical specifications for the timers.

16.1 Timers DC Electrical Characteristics

This table provides the DC electrical characteristics for the MPC8308 timers pins, including TIN, TOUT, and TGATE.

Characteristic	Symbol	Condition	Min	Мах	Unit
Output high voltage	V _{OH}	I _{OH} = -8.0 mA	2.4	—	V
Output low voltage	V _{OL}	I _{OL} = 8.0 mA	—	0.5	V
Output low voltage	V _{OL}	I _{OL} = 3.2 mA	—	0.4	V
Input high voltage	V _{IH}	—	2.1	$NV_{DD} + 0.3$	V
Input low voltage	V _{IL}	—	-0.3	0.8	V
Input current	I _{IN}	$0~V \leq V_{IN} \leq NV_{DD}$	—	± 5	μΑ

Table 45. Timers DC Electrical Characteristics

16.2 Timers AC Timing Specifications

This table provides the timers input and output AC timing specifications.

```
Table 46. Timers Input AC Timing Specifications
```

Characteristic	Symbol ¹	Min	Unit
Timers inputs—minimum pulse width	t _{TIWID}	20	ns

Notes:

1. Timers inputs and outputs are asynchronous to any visible clock. Timers outputs should be synchronized before use by any external synchronous logic. Timers inputs are required to be valid for at least t_{TIWID} ns to ensure proper operation

This figure provides the AC test load for the Timers.



Figure 47. Timers AC Test Load

Package and Pin Listings

Signal	Package Pin Number	Pin Type	Power Supply	Note
LD11	AC21	I/O	NV _{DDP_K}	8
LD12	AB20	I/O	NV _{DDP_K}	8
LD13	V16	I/O	NV _{DDP_K}	8
LD14	AA19	I/O	NV _{DDP_K}	8
LD15	AC17	I/O	NV _{DDP_K}	8
LA0	AC20	0	NV_{DDP_K}	—
LA1	Y16	0	NV_{DDP_K}	—
LA2	U15	0	NV_{DDP_K}	—
LA3	V15	0	NV_{DDP_K}	—
LA4	AA18	0	NV_{DDP_K}	—
LA5	AA17	0	NV _{DDP_K}	—
LA6	AC19	0	NV _{DDP_K}	—
LA7	AA16	0	NV_{DDP_K}	—
LA8	AB18	0	NV_{DDP_K}	—
LA9	AC18	0	NV_{DDP_K}	—
LA10	V14	0	NV_{DDP_K}	—
LA11	AB17	0	NV _{DDP_K}	—
LA12	AA15	0	NV_{DDP_K}	—
LA13	AC16	0	NV_{DDP_K}	—
LA14	Y14	0	NV_{DDP_K}	—
LA15	AC15	0	NV_{DDP_K}	—
LA16	U13	0	NV_{DDP_K}	—
LA17	V13	0	NV_{DDP_K}	—
LA18	Y13	0	NV_{DDP_K}	—
LA19	AB15	0	NV _{DDP_K}	—
LA20	AA14	0	NV_{DDP_K}	—
LA21	AB14	0	NV_{DDP_K}	—
LA22	U12	0	NV _{DDP_K}	—
LA23	V12	0	NV_{DDP_K}	—
LA24	Y12	0	NV_{DDP_K}	—
LA25	AC14	0	NV _{DDP_K}	-
LCS[0]	AA13	0	NV _{DDP_K}	4
LCS[1]	AB13	0	NV _{DDP_K}	4
LCS[2]	AA12	0	NV _{DDP_K}	4

Table 53. MPC8308 Pinout Listing (continued)

Table 53. MPC8308	Pinout	Listing	(continued)
-------------------	--------	---------	-------------

Signal Package Pin Number		Pin Type	Power Supply	Note
IIC_SCL1	A9	I/O	NV _{DDA}	2
IIC_SDA2/CKSTOP_OUT	D10	I/O	NV _{DDA}	2
IIC_SCL2/CKSTOP_IN	C10	I/O	NV _{DDA}	2
	Interrupts			
IRQ[0]/MCP_IN	A17	I	NV _{DDB}	—
IRQ[1]/MCP_OUT	F16	I/O	NV _{DDB}	—
IRQ[2] /CKSTOP_OUT	B17	I/O	NV _{DDB}	[—
IRQ[3] /CKSTOP_IN	A18	I	NV _{DDB}	—
	JTAG			•
ТСК	Y7	I	NV_{DDP_K}	_
TDI	U9	I	NV_{DDP_K}	4
TDO	AC5	0	NV_{DDP_K}	3
TMS	AA6	I	NV_{DDP_K}	4
TRST	V8	I	NV_{DDP_K}	4
	TEST			
TEST_MODE	AC6	I	NV_{DDP_K}	5
	System Control			
HRESET	AA9	I/O	NV_{DDP_K}	1
PORESET	AA8	I	NV_{DDP_K}	—
SRESET	AB7	I/O	NV_{DDP_K}	—
	Clocks			
SYS_CLK_IN	AC8	I	NV_{DDP_K}	_
RTC_PIT_CLOCK	AA23	I	NV _{DDJ}	—
	MISC			
QUIESCE	AA7	0	NV_{DDP_K}	
THERM0	AC7	I	NV _{DDP_K}	6
	ETSEC1			
TSEC1_COL	B20	I	NV _{DDC}	_
TSEC1_CRS	B21	I	NV _{DDC}	_
TSEC1_GTX_CLK	F18	0	NV _{DDC}	3
TSEC1_RX_CLK	A22	I	NV _{DDC}	-
TSEC1_RX_DV	D21	I	NV _{DDC}	-
TSEC1_RXD[3]	C22	I	NV _{DDC}	_
TSEC1_RXD[2]	C21	I	NV _{DDC}	—

Package and Pin Listings

Table 53. MPC8308	Pinout	Listing	(continued)
-------------------	--------	---------	-------------

Signal	Package Pin Number	Pin Type	Power Supply	Note
TSEC1_RXD[1]	C20	I	NV _{DDC}	_
TSEC1_RXD[0]	D20	I	NV _{DDC}	
TSEC1_RX_ER	C23	I	NV _{DDC}	—
TSEC1_TX_CLK/ TSEC1_GTX_CLK125	E23	I	NV _{DDC}	—
TSEC1_TXD[3]/ CFG_RESET_SOURCE[0]	F22	I/O	NV _{DDC}	—
TSEC1_TXD[2]/ CFG_RESET_SOURCE[1]	F21	I/O	NV _{DDC}	
TSEC1_TXD[1]/ CFG_RESET_SOURCE[2]	E21	I/O	NV _{DDC}	—
TSEC1_TXD[0]/ CFG_RESET_SOURCE[3]	D22	I/O	NV _{DDC}	
TSEC1_TX_EN/ LBC_PM_REF_10	F20	0	NV _{DDC}	_
TSEC1_TX_ER/ LB_POR_CFG_BOOT_ECC	E22	I/O	NV _{DDC}	7
	Ethernet Mgmt		I	
TSEC1_MDC	A20	0	NV _{DDB}	—
TSEC1_MDIO	C19	I/O	NV _{DDB}	2
	eSDHC/GTM		I	
SD_CLK/GPIO[16]	D7	0	NV _{DDA}	_
SD_CMD/GPIO[17]	G9	I/O	NV _{DDA}	—
SD_CD/GTM1_TIN1/ GPIO[18]	Α7	I	NV _{DDA}	—
SD_WP/GTM1_TGATE1/ GPIO[19]	D8	I	NV _{DDA}	_
SD_DAT[0]/GTM1_TOUT1/ GPIO[20]	C8	I/O	NV _{DDA}	—
SD_DAT[1]/GTM1_TOUT2/ GPIO[21]	B8	I/O	NV _{DDA}	—
SD_DAT[2]/GTM1_TIN2/ GPIO[22]	A8	I/O	NV _{DDA}	—
SD_DAT[3]/GTM1_TGATE2/ GPIO[23]	B9	I/O	NV _{DDA}	—
	SPI	1	l	L
SPIMOSI/MSRCID4/ LSRCID4	AB5	I/O	NV _{DDP_K}	—
SPIMISO/MDVAL/LDVAL	Y6	I/O	NV_{DDP_K}	—

Table 53. MPC8308 Pinout Listing (continued)

Signal	Package Pin Number		Power Supply	Note
SPICLK	AA5	I/O	NV _{DDP_K}	—
SPISEL	AB4	I	NV _{DDP_K}	—
	GPIO/ETSEC2			
GPIO[0]/TSEC2_COL	G21	I/O	NV _{DDF}	—
GPIO[1]/TSEC2_TX_ER	K23	I/O	NV _{DDF}	—
GPIO[2]/TSEC2_GTX_CLK	H18	I/O	NV _{DDF}	—
GPIO[3]/TSEC2_RX_CLK	G23	I/O	NV _{DDF}	—
GPIO[4]/TSEC2_RX_DV	J18	I/O	NV _{DDF}	—
GPIO[5]/TSEC2_RXD3	J20	I/O	NV _{DDF}	—
GPIO[6]/TSEC2_RXD2	H22	I/O	NV _{DDF}	—
GPIO[7]/TSEC2_RXD1	H21	I/O	NV _{DDF}	—
GPIO[8]/TSEC2_RXD0	H20	I/O	NV _{DDF}	—
GPIO[9]/TSEC2_RX_ER	J21	I/O	NV _{DDF}	—
GPIO[10]/TSEC2_TX_CLK/ TSEC2_GTX_CLK125	J23	I/O	NV _{DDF}	-
GPIO[11]/TSEC2_TXD3	K22	I/O	NV _{DDF}	—
GPIO[12]/TSEC2_TXD2	K20	I/O	NV _{DDF}	—
GPIO[13]/TSEC2_TXD1	K18	I/O	NV _{DDF}	—
GPIO[14]/TSEC2_TXD0	J17	I/O	NV _{DDF}	—
GPIO[15]/TSEC2_TX_EN	K21	I/O	NV _{DDF}	—
	USB/IEEE1588/GTM			•
USBDR_PWR_FAULT	P20	I	NV _{DDH}	—
USBDR_CLK	R23	I	NV _{DDH}	—
USBDR_DIR	R21	I	NV _{DDH}	—
USBDR_NXT	P18	I	NV _{DDH}	—
USBDR_TXDRXD0	T22	I/O	NV _{DDH}	—
USBDR_TXDRXD1	T21	I/O	NV _{DDH}	_
USBDR_TXDRXD2	U23	I/O	NV _{DDH}	—
USBDR_TXDRXD3	U22	I/O	NV _{DDH}	—
USBDR_TXDRXD4	T20	I/O	NV _{DDH}	-
USBDR_TXDRXD5	R18	I/O	NV _{DDH}	-
USBDR_TXDRXD6	V23	I/O	NV _{DDH}	-
USBDR_TXDRXD7	V22	I/O	NV _{DDH}	-
USBDR_PCTL0	R17	0	NV _{DDH}	

21.1 System Clock Domains

The primary clock input (SYS_CLK_IN) frequency is multiplied up by the system phase-locked loop (PLL) and the clock unit to create three major clock domains:

- The coherent system bus clock (*csb_clk*)
- The internal clock for the DDR controller (*ddr_clk*)
- The internal clock for the local bus interface unit (*lbc_clk*)

The *csb_clk* frequency is derived as follows:

 $csb_clk = [SYS_CLK_IN] \times SPMF$

The *csb_clk* serves as the clock input to the e300 core. A second PLL inside the core multiplies up the *csb_clk* frequency to create the internal clock for the core (*core_clk*). The system and core PLL multipliers are selected by the SPMF and COREPLL fields in the reset configuration word low (RCWL), which is loaded at power-on reset or by one of the hard-coded reset options. For more information, see the Reset Clock Configuration chapter in the *MPC8308 PowerQUICC II Pro Processor Reference Manual*.

The DDR SDRAM memory controller will operate with a frequency equal to twice the frequency of csb_clk . Note that ddr_clk is not the external memory bus frequency; ddr_clk passes through the DDR clock divider (÷2) to create the differential DDR memory bus clock outputs (MCK and MCK). However, the data rate is the same frequency as ddr_clk .

The local bus memory controller will operate with a frequency equal to the frequency of *csb_clk*. Note that *lbc_clk* is not the external local bus frequency; *lbc_clk* passes through the LBC clock divider to create the external local bus clock outputs (LSYNC_OUT and LCLK0:2). The LBC clock divider ratio is controlled by LCCR[CLKDIV]. For more information, see the Reset Clock Configuration chapter in the *MPC8308 PowerQUICC II Pro Processor Reference Manual*.

In addition, some of the internal units may be required to be shut off or operate at lower frequency than the *csb_clk* frequency. These units have a default clock ratio that can be configured by a memory mapped register after the device comes out of reset. Table 54 specifies which units have a configurable clock frequency. For more information, see Reset Clock Configuration chapter in the *MPC8308 PowerQUICC II Pro Processor Reference Manual*.

Unit	Default Frequency	Options
eTSEC1,eTSEC2	csb_clk/3	Off, csb_clk, csb_clk/2, csb_clk/3
l ² C	csb_clk	Off, csb_clk,csb_clk/2, csb_clk/3
DMA complex	csb_clk	Off, csb_clk,csb_clk/2,csb_clk/3
PCIEXP	csb_clk	Off, csb_clk
eSDHC	csb_clk	Off, csb_clk, csb_clk/2, csb_clk/3
USB	csb_clk	Off, csb_clk, csb_clk/2, csb_clk/3

Table 5	4. Config	gurable	Clock	Units
---------	-----------	---------	-------	-------

NOTE

The clock ratios of these units must be set before they are accessed.

This table provides the operating frequencies for the device under recommended operating conditions (Table 2).

Characteristic ¹	Maximum Operating Frequency	Unit
e300 core frequency (<i>core_clk</i>)	400	MHz
Coherent system bus frequency (<i>csb_clk</i>)	133	MHz
DDR2 memory bus frequency (MCK) ²	133	MHz
Local bus frequency (LCLK0) ³	66	MHz

Table 55. Operating Frequencies for MPC8308

Notes:

1. The SYS_CLK_IN frequency, RCWL[SPMF], and RCWL[COREPLL] settings must be chosen such that the resulting *csb_clk*, MCK, LCLK0, and *core_clk* frequencies do not exceed their respective maximum or minimum operating frequencies.

2. The DDR data rate is 2x the DDR memory bus frequency.

3. The local bus frequency is 1/2, 1/4, or 1/8 of the *lbc_clk* frequency (depending on LCCR[CLKDIV]) which is in turn, 1x or 2x the *csb_clk* frequency (depending on RCWL[LBCM]).

21.2 System PLL Configuration

The system PLL is controlled by the RCWL[SPMF] parameter. This table shows the multiplication factor encodings for the system PLL.

RCWL[SPMF]	csb_clk: SYS_CLK_IN		
0000	Reserved		
0001	Reserved		
0010	2:1		
0011	3 : 1		
0100	4 : 1		
0101	5 : 1		
0110–1111	Reserved		

Table 56. System PLL Ratio

As described in Section 21, "Clocking," the LBCM, DDRCM, and SPMF parameters in the reset configuration word low select the ratio between the primary clock input (SYS_CLK_IN) and the internal coherent system bus clock (*csb_clk*). This table shows the expected frequency values for the CSB frequency for select *csb_clk* to SYS_CLK_IN ratios.

Table 57. CSB Frequency Options

SPMF <i>csb_clk</i> :Input Clock Ratio		Input Clock Frequency (MHz)			
		25	33.33	66.67	
0010	2:1			133	
0100	4:1		133		
0101	5:1	125	167		