

Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

-XF

Product Status	Last Time Buy
Core Processor	PowerPC e300c3
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	266MHz
Co-Processors/DSP	-
RAM Controllers	DDR2
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (3)
SATA	-
USB	USB 2.0 (1)
Voltage - I/O	1.8V, 2.5V, 3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	-
Package / Case	473-LFBGA
Supplier Device Package	473-MAPBGA (19x19)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8308vmadda

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.1.1 Absolute Maximum Ratings

This table lists the absolute maximum ratings.

Table 1. Ab	solute Maximur	n Ratings ¹
-------------	----------------	------------------------

	Characteristic	Symbol	Max Value	Unit	Notes
Core supply vo	Itage	V _{DD}	-0.3 to 1.26	V	_
PLL supply volt	age	$AV_{DD1,}AV_{DD2}$	-0.3 to 1.26	V	—
DDR2 DRAM I	/O voltage	GV _{DD}	-0.3 to 1.9	V	—
eSDHC, I ² C, U	RT, system control and power management, SB, Interrupt, Ethernet management, SPI, and JTAG I/O voltage	NV _{DD}	-0.3 to 3.6	V	7
SerDes PHY		XCOREV _{DD} , XPADV _{DD} , SDAV _{DD}	-0.3 to 1.26	V	_
eTSEC I/O Volt	tage	LV _{DD1} , LV _{DD2}	-0.3 to 2.75 or -0.3 to 3.6	V	6, 8
Input voltage	DDR2 DRAM signals	MVIN	–0.3 to (GV _{DD} + 0.3)	V	2, 5
	DDR2 DRAM reference	MV _{REF}	–0.3 to (GV _{DD} + 0.3)	V	2, 5
	eTSEC	LVin	–0.3 to (LV _{DD} + 0.3)	V	4, 5,8
	Local bus, DUART, system control and power management, eSDHC, I ² C, Interrupt, Ethernet management, SPI, Miscellaneous and JTAG I/O voltage	OV _{IN}	–0.3 to (NV _{DD} + 0.3)	V	3, 5,7
Storage tempe	rature range	T _{STG}	-55 to 150	°C	—

Notes:

- 1. Functional and tested operating conditions are given in Table 2. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.
- 2. **Caution:** MV_{IN} must not exceed GV_{DD} by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- 3. Caution: OV_{IN} must not exceed NV_{DD} by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- 4. **Caution:** LV_{IN} must not exceed LV_{DD} by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- 5. (M, L, O)VIN and MVREF may overshoot/undershoot to a voltage and for a maximum duration as shown in Figure 2
- 6. The max value of supply voltage should be selected based on the RGMII mode. The lower range applies to RGMII mode.
- 7. NV_{DD} here refers to NV_{DDA} , NV_{DDB} , NV_{DDG} , NV_{DDH} , NV_{DDJ} , NV_{DDP_K} from the ball map.
- 8. LV_{DD1} here refers to NV_{DDC} and LV_{DD2} refers to NV_{DDF} from the ball map

2.1.2 Power Supply Voltage Specification

This table provides the recommended operating conditions for the device. Note that the values in this table are the recommended and tested operating conditions. Proper device operation outside of these conditions is not guaranteed.

This table describes a typical scenario where blocks with the stated percentage of utilization and impedances consume the amount of power described.

Interface	Parameter	GV _{DD} (1.8 V)	NV _{DD} (3.3 V)	LV _{DD} / (3.3 V)	LV _{DD} (2.5 V)	Unit	Comments
DDR2 R _s = 22 Ω R _t = 75 Ω	250 MHz 32 bits+ECC 266 MHz 32 bits+ECC	0.302 0.309	_	_	_	W	_
Local bus I/O load = 20 pF	62.5 MHz 66 MHZ	_	0.038 0.040	_	—	W	—
TSEC I/O load = 20 pF	MII, 25 MHz	_	—	0.008	—	W	2 controllers
	RGMII, 125 MHz	_	—	0.078	0.044	W	
eSDHC IO Load = 40 pF	50 MHz		—	0.008	—	W	—
USB IO Load = 20 pF	60 MHz	_	—	0.012		W	—
Other I/O	—	_	0.017	_	—	W	—

Table 5. MPC8308 Typical I/O Power Dissipation

4 Clock Input Timing

This section provides the clock input DC and AC electrical characteristics for the device.

4.1 DC Electrical Characteristics

This table provides the system clock input (SYS_CLK_IN) DC electrical specifications for the device.

Table 6. SYS_CLK_IN DC Electrical Characteristics

Parameter	Condition	Symbol	Min	Мах	Unit
Input high voltage	—	V _{IH}	2.4	NV _{DD} + 0.3	V
Input low voltage	—	V _{IL}	-0.3	0.4	V
SYS_CLK_IN input current	$0 \ V \ \leq V_{IN} \leq NV_{DD}$	I _{IN}		±10	μA

This table provides the RTC clock input (RTC_PIT_CLOCK) DC electrical specifications for the device.

Table 7. RTC_PIT_CLOCK DC Electrical Characteristics

Parameter	Condition	Symbol	Min	Max	Unit
Input high voltage	_	V _{IH}	3.3 V – 400 mV		V
Input low voltage	_	V _{IL}	0	0.4	V

4.2 AC Electrical Characteristics

The primary clock source for the device is SYS_CLK_IN. This table provides the system clock input (SYS_CLK_IN) AC timing specifications for the device.

DDR2 SDRAM

Parameter	Symbol ¹	Min	Max	Unit	Notes
MDQ//MDM/MECC output setup with respect to MDQS	^t DDKHDS, ^t DDKLDS			ps	5
266 MHz		900			
MDQ//MDM/MECC output hold with respect to MDQS	t _{DDKHDX,} t _{DDKLDX}		_	ps	5
266 MHz		1100			
MDQS preamble start	t _{DDKHMP}	0.75 x t _{MCK}	_	ns	6
MDQS epilogue end	t _{DDKHME}	0.4 x t _{MCK}	0.6 x t _{MCK}	ns	6

Table 18. DDR2 SDRAM Output AC Timing Specifications (continued)

Notes:

- The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. Output hold time can be read as DDR timing (DD) from the rising or falling edge of the reference clock (KH or KL) until the output went invalid (AX or DX). For example, t_{DDKHAS} symbolizes DDR timing (DD) for the time t_{MCK} memory clock reference (K) goes from the high (H) state until outputs (A) are setup (S) or output valid time. Also, t_{DDKLDX} symbolizes DDR timing (DD) for the time t_{MCK} memory clock reference (K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.
 </sub>
- 2. All MCK/MCK referenced measurements are made from the crossing of the two signals ±0.1 V.
- 3. ADDR/CMD includes all DDR SDRAM output signals except MCK/MCK, MCS, and MDQ/MECC/MDM/MDQS.
- 4. Note that t_{DDKHMH} follows the symbol conventions described in note 1. For example, t_{DDKHMH} describes the DDR timing (DD) from the rising edge of the MCK[n] clock (KH) until the MDQS signal is valid (MH). t_{DDKHMH} can be modified through control of the DQSS override bits in the TIMING_CFG_2 register. This is typically set to the same delay as the clock adjust in the CLK_CNTL register. The timing parameters listed in the table assume that these 2 parameters have been set to the same adjustment value. For a description and understanding of the timing modifications enabled by use of these bits, see the MPC8308 PowerQUICC II Pro Processor Reference Manual.
- 5. Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), ECC (MECC), or data mask (MDM). The data strobe should be centered inside of the data eye at the pins of the microprocessor.
- 6. All outputs are referenced to the rising edge of MCK[n] at the pins of the microprocessor. Note that t_{DDKHMP} follows the symbol conventions described in note 1.

Ethernet: Three-Speed Ethernet, MII Management

This figure shows the MII transmit AC timing diagram.




Figure 8. MII Transmit AC Timing Diagram

8.2.1.2 **MII Receive AC Timing Specifications**

This table provides the MII receive AC timing specifications.

Table 24. MII Receive AC Timing Specifications

At recommended operating conditions with LV_{DD} /NV_{DD} of 3.3 V ± 0.3V.

Parameter/Condition	Symbol ¹	Min	Тур	Мах	Unit
RX_CLK clock period 10 Mbps	t _{MRX}	—	400	_	ns
RX_CLK clock period 100 Mbps	t _{MRX}	—	40	—	ns
RX_CLK duty cycle	t _{MRXH} /t _{MRX}	35	_	65	%
RXD[3:0], RX_DV, RX_ER setup time to RX_CLK	t _{MRDVKH}	10.0	_	—	ns
RXD[3:0], RX_DV, RX_ER hold time to RX_CLK	t _{MRDXKH}	10.0	_	—	ns
RX_CLK clock rise V _{IL} (min) to V _{IH} (max)	t _{MRXR}	1.0	_	4.0	ns
RX_CLK clock fall time $V_{IH}(max)$ to $V_{IL}(min)$	t _{MRXF}	1.0	_	4.0	ns

Note:

1. The symbols used for timing specifications herein follow the pattern of t_{(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{MRDVKH} symbolizes MII receive timing (MR) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{MRX} clock reference} (K) going to the high (H) state or setup time. Also, t_{MRDXKL} symbolizes MII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the t_{MRX} clock reference (K) going to the low (L) state or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t_{MRX} represents the MII (M) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

USB

Table 28. GPIO DC Electrical Characteristics (continued)

Characteristic	Symbol	Condition	Min	Max	Unit
Input low voltage	V _{IL}	—	-0.3	0.8	V
Input current	I _{IN}	$0 \text{ V} \leq \text{V}_{IN} \leq \text{NVDD}$	_	± 5	μΑ

8.4.2 IEEE 1588 Timer AC Specifications

This table provides the IEEE 1588 timer AC specifications.

Table 29. IEEE 1588 Timer AC Specifications

Parameter	Symbol	Min	Max	Unit	Notes
Timer clock cycle time	t _{TMRCK}	0	70	MHz	1
Input setup to timer clock	t _{TMRCKS}	—	—	—	2, 3
Input hold from timer clock	t _{TMRCKH}	—	—	—	2, 3
Output clock to output valid	t _{GCLKNV}	0	6	ns	—
Timer alarm to output valid	t _{TMRAL}	—	—	—	2

Note:

1. The timer can operate on rtc_clock or tmr_clock. These clocks get muxed and any one of them can be selected.

2. Asynchronous signals.

3. Inputs need to be stable at least one TMR clock.

9 USB

9.1 USB Dual-Role Controllers

This section provides the AC and DC electrical specifications for the USB-ULPI interface.

9.1.1 USB DC Electrical Characteristics

This table lists the DC electrical characteristics for the USB interface.

Table 30. USB DC Electrical Characteristics

Parameter	Symbol	Min	Мах	Unit
High-level input voltage	V _{IH}	2	LVDD + 0.3	V
Low-level input voltage	V _{IL}	-0.3	0.8	V
Input current	I _{IN}	—	±5	μA
High-level output voltage, I _{OH} = -100 μA	V _{OH}	LVDD – 0.2	—	V
Low-level output voltage, I _{OL} = 100 μA	V _{OL}	—	0.2	V

Note:


1. The symbol V_{IN} , in this case, represents the NV_{IN} symbol referenced in Table 1 and Table 2.

High-Speed Serial Interfaces (HSSI)

• Common Mode Voltage, V_{cm}

The common mode voltage is equal to one-half of the sum of the voltages between each conductor of a balanced interchange circuit and ground. In this example, for SerDes output,

 $V_{cm_out} = (V_{TXn} + V_{TXn})/2 = (A + B)/2$, which is the arithmetic mean of the two complimentary output voltages within a differential pair. In a system, the common mode voltage may often differ from one component's output to the other's input. Sometimes, it may be even different between the receiver input and driver output circuits within the same component. It is also referred as the DC offset in some occasion.



Differential Peak-Peak Voltage, V_{DIFFp} = 2*V_{DIFFp} (not shown)

Figure 15. Differential Voltage Definitions for Transmitter or Receiver

To illustrate these definitions using real values, consider the case of a current mode logic (CML) transmitter that has a common mode voltage of 2.25 V and each of its outputs, TD and TD, has a swing that goes between 2.5 V and 2.0 V. Using these values, the peak-to-peak voltage swing of each signal (TD or TD) is 500 mV p-p, which is referred as the single-ended swing for each signal. In this example, since the differential signaling environment is fully symmetrical, the transmitter output's differential swing (V_{OD}) has the same amplitude as each signal's single-ended swing. The differential output signal ranges between 500 mV and -500 mV, in other words, V_{OD} is 500 mV in one phase and -500 mV in the other phase. The peak differential voltage (V_{DIFFp}) is 500 mV. The peak-to-peak differential voltage (V_{DIFFp}-p) is 1000 mV p-p.

10.2 SerDes Reference Clocks

The SerDes reference clock inputs are applied to an internal PLL whose output creates the clock used by the corresponding SerDes lanes. The SerDes reference clocks input is SD_REF_CLK and SD_REF_CLK for PCI Express.

The following sections describe the SerDes reference clock requirements and some application information.

10.2.2 DC Level Requirement for SerDes Reference Clocks

The DC level requirement for the MPC8308 SerDes reference clock inputs is different depending on the signaling mode used to connect the clock driver chip and SerDes reference clock inputs as described below.

- Differential Mode
 - The input amplitude of the differential clock must be between 400 mV and 1600 mV differential peak-peak (or between 200 mV and 800 mV differential peak). In other words, each signal wire of the differential pair must have a single-ended swing less than 800 mV and greater than 200 mV. This requirement is the same for both external DC-coupled or AC-coupled connection.
 - For external DC-coupled connection, as described in Section 10.2.1, "SerDes Reference Clock Receiver Characteristics," the maximum average current requirements sets the requirement for average voltage (common mode voltage) to be between 100 mV and 400 mV. Figure 17 shows the SerDes reference clock input requirement for DC-coupled connection scheme.
 - For external AC-coupled connection, there is no common mode voltage requirement for the clock driver. Since the external AC-coupling capacitor blocks the DC level, the clock driver and the SerDes reference clock receiver operate in different command mode voltages. The SerDes reference clock receiver in this connection scheme has its common mode voltage set to XCOREVSS. Each signal wire of the differential inputs is allowed to swing below and above the common mode voltage (XCOREVSS). Figure 18 shows the SerDes reference clock input requirement for AC-coupled connection scheme.
- Single-ended Mode
 - The reference clock can also be single-ended. The SD_REF_CLK input amplitude (single-ended swing) must be between 400 mV and 800 mV peak-peak (from Vmin to Vmax) with SD_REF_CLK either left unconnected or tied to ground.
 - The SD_REF_CLK input average voltage must be between 200 and 400 mV. Figure 19 shows the SerDes reference clock input requirement for single-ended signaling mode.
 - To meet the input amplitude requirement, the reference clock inputs might need to be DC or AC-coupled externally. For the best noise performance, the reference of the clock could be DC or AC-coupled into the unused phase (SD_REF_CLK) through the same source impedance as the clock input (SD_REF_CLK) in use.

PCI Express

Parameter	Symbol	Comments	Min	Typical	Max	Units	Note
Absolute delta of DC common mode voltage during L0 and electrical idle	V _{TX-CM-DC-} ACTIVE- IDLE-DELTA	$\begin{split} & V_{TX-CM-DC (during L0)} - V_{TX-CM-Idle-DC} \\ &(During Electrical Idle) <=100 mV \\ &V_{TX-CM-DC} = DC_{(avg)} \text{ of } V_{TX-D+} + \\ &V_{TX-D-} /2 \text{ [L0]} \\ &V_{TX-CM-Idle-DC} = DC_{(avg)} \text{ of } V_{TX-D+} + \\ &V_{TX-D-} /2 \text{ [Electrical Idle]} \end{split}$	0	_	100	mV	2
Absolute delta of DC common mode between D+ and D–	V _{TX-CM-DC-LINE-} DELTA	$\begin{array}{l} V_{TX-CM-DC-D+} - V_{TX-CM-DC-D-} <= 25 \text{ mV} \\ V_{TX-CM-DC-D+} = DC_{(avg)} \text{ of } V_{TX-D+} \\ V_{TX-CM-DC-D-} = DC_{(avg)} \text{ of } V_{TX-D-} \end{array}$	0		25	mV	2
Electrical idle differential peak output voltage	V _{TX-IDLE-DIFFp}	V _{PEEIDPTX} = V _{TX-IDLE-D+} -V _{TX-IDLE-D-} <= 20 mV	0		20	mV	2
Amount of voltage change allowed during receiver detection	V _{TX-RCV-DETECT}	The total amount of voltage change that a transmitter can apply to sense whether a low impedance Receiver is present.		600	_	mV	6
TX DC common mode voltage	V _{TX-DC-CM}	The allowed DC Common Mode voltage under any conditions.	—	3.6	—	V	6
TX short circuit current limit	I _{TX-SHORT}	The total current the Transmitter can provide when shorted to its ground	—	—	90	mA	_
Minimum time spent in electrical idle	T _{TX-IDLE-MIN}	Minimum time a Transmitter must be in Electrical Idle Utilized by the Receiver to start looking for an Electrical Idle Exit after successfully receiving an Electrical Idle ordered set	50			UI	
Maximum time to transition to a valid electrical idle after sending an electrical idle ordered set	T _{TX-IDLE-SET-TO-ID} LE	After sending an Electrical Idle ordered set, the Transmitter must meet all Electrical Idle Specifications within this time. This is considered a debounce time for the Transmitter to meet Electrical Idle after transitioning from L0.	_	_	20	UI	_
Maximum time to transition to valid TX specifications after leaving an electrical idle condition	T _{TX} -IDLE-TO-DIFF-D ATA	Maximum time to meet all TX specifications when transitioning from Electrical Idle to sending differential data. This is considered a debounce time for the TX to meet all TX specifications after leaving Electrical Idle	_	_	20	UI	_
Differential return loss	RL _{TX-DIFF}	Measured over 50 MHz to 1.25 GHz.	12	—	_	dB	4
Common mode return loss	RL _{TX-CM}	Measured over 50 MHz to 1.25 GHz.	6	—	_	dB	4
DC differential TX impedance	Z _{TX-DIFF-DC}	TX DC Differential mode Low Impedance	80	100	120	Ω	
Transmitter DC impedance	Z _{TX-DC}	Required TX D+ as well as D- DC Impedance during all states	40	—	_	Ω	
Lane-to-Lane output skew	L _{TX-SKEW}	Static skew between any two Transmitter Lanes within a single Link	_	—	500 + 2 UI	ps	

PCI Express




Figure 27. Minimum Transmitter Timing and Voltage Output Compliance Specifications


11.4.3 Differential Receiver (RX) Input Specifications

This table defines the specifications for the differential input at all receivers (RXs). The parameters are specified at the component pins.

Parameter	Symbol	Comments	Min	Typical	Max	Units	Note
Unit interval	UI	Each U _{PERX} is 400 ps ± 300 ppm. U _{PERX} does not account for Spread Spectrum Clock dictated variations.	399.88	400	400.12	ps	1
Differential peak-to-peak output voltage	V _{RX-DIFFp-p}	$V_{PEDPPRX} = 2^* V_{RX-D+} - V_{RX-D-} $	0.175	—	1.200	V	2
Minimum receiver eye width	T _{RX-EYE}	The maximum interconnect media and Transmitter jitter that can be tolerated by the Receiver can be derived as $T_{RX-MAX-JITTER} = 1 - U_{PEEWRX} = 0.6 UI.$	0.4	_	_	UI	2, 3
Maximum time between the jitter median and maximum deviation from the median.	T _{RX-EYE-MEDIAN-to-} MAX-JITTER	Jitter is defined as the measurement variation of the crossing points $(V_{PEDPPRX} = 0 V)$ in relation to a recovered TX UI. A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI.	_	_	0.3	UI	2, 3, 7

Table 35. Differential Receiver (RX) Input Specifications

Figure 31 through Figure 33 show the local bus signals. In what follows, T1, T2, T3, and T4 are internal clock reference phase signals corresponding to LCCR[CLKDIV].








Figure 32. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 2




Figure 33. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 4

13 Enhanced Secure Digital Host Controller (eSDHC)

This section describes the DC and AC electrical specifications for the eSDHC (SD/MMC/SDIO) interface of the MPC8308.

The eSDHC controller always uses the falling edge of the SD_CLK in order to drive the SD_DAT[0:3]/CMD as outputs and rising edge to sample the SD_DAT[0:3], CMD, CD and WP as inputs. This behavior is true for both full and high speed modes.

13.1 eSDHC DC Electrical Characteristics

This table provides the DC electrical characteristics for the eSDHC (SD/MMC) interface of the device, compatible with SDHC specifications. The eSDHC NV_{DD} range is between 3.0 V and 3.6 V.

Characteristic	Symbol	Condition	Min	Мах	Unit
Output high voltage	V _{OH}	I _{OH} = -8.0 mA	2.4	_	V
Output low voltage	V _{OL}	l _{OL} = 8.0 mA	_	0.5	V

 Table 38. eSDHC interface DC Electrical Characteristics

Enhanced Secure Digital Host Controller (eSDHC)

Table 40. eSDHC AC Timing Specifications for High Speed Mode (continued)

At recommended operating conditions NV_{DD} = $3.3 \text{ V} \pm 300 \text{ mV}$.

Parameter	Symbol ¹	Min	Max	Unit	Notes
SD Card Output Valid	t _{ODLY}	_	14	ns	3
SD Card Output Hold	t _{OH}	2.5	_	ns	3

Notes:

The symbols used for timing specifications herein follow the pattern of $t_{(first three letters of functional block)(signal)(state) (reference)(state)}$ for inputs and $t_{(first three letters of functional block)(reference)(state)(signal)(state)}$ for outputs. For example, $t_{SFSIXKH}$ symbolizes eSDHC full mode speed device timing (SFS) input (I) to go invalid (X) with respect to the clock reference (K) going to high (H). Also $t_{SFSKHOV}$ symbolizes eSDHC full speed timing (SFS) for the clock reference (K) to go high (H), with respect to the output (O) going valid (V) or data output valid time. Note that, in general, the clock reference symbol representation is based on five letters representing the clock of a particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

- ² Measured at capacitive load of 40 pF.
- ³ For reference only, according to the SD card specifications.

This figure provides the eSDHC clock input timing diagram.




Figure 37. eSDHC Clock Input Timing Diagram

13.3.1 High Speed Output Path (Write)

This figure provides the data and command output timing diagram.




Figure 38. High Speed Output Path

13.3.2 High Speed Input Path (Read)

This figure provides the data and command input timing diagram.




Figure 39. High Speed Input Path

GPIO

17 GPIO

This section describes the DC and AC electrical specifications for the GPIO of MPC8308

17.1 GPIO DC Electrical Characteristics

This table provides the DC electrical characteristics for the GPIO.

Characteristic Condition Symbol Min Max Unit Output high voltage V VOH $I_{OH} = -8.0 \text{ mA}$ 2.4 ____ V Output low voltage VOL $I_{OL} = 8.0 \text{ mA}$ 0.5 Output low voltage V_{OL} 0.4 V $I_{OI} = 3.2 \text{ mA}$ ____ Input high voltage 2.1 $NV_{DD} + 0.3$ V VIH Input low voltage V_{IL} -0.30.8 V Input current $0~V \leq V_{IN} \leq NV_{DD}$ μΑ I_{IN} ____ ± 5

Table 47. GPIO DC Electrical Characteristic

17.2 GPIO AC Timing Specifications

This table provides the GPIO input and output AC timing specifications.

Table 48. GPIO Input AC Timing Specifications

Characteristic	Symbol ¹	Min	Unit
GPIO inputs—minimum pulse width	t _{PIWID}	20	ns

Note:

1. GPIO inputs and outputs are asynchronous to any visible clock. GPIO outputs should be synchronized before use by any external synchronous logic. GPIO inputs are required to be valid for at least t_{PIWID} ns to ensure proper operation.

This figure provides the AC test load for the GPIO.




Figure 48. GPIO AC Test Load

Characteristic	Symbol	Condition	Min	Max	Unit
Output high voltage	V _{OH}	I _{OH} = -8.0 mA	2.4	_	V
Output low voltage	V _{OL}	I _{OL} = 8.0 mA	_	0.5	V
Output low voltage	V _{OL}	I _{OL} = 3.2 mA		0.4	V

Table 51. SPI DC Electrical Characteristics (continued)

19.2 SPI AC Timing Specifications

This table and provide the SPI input and output AC timing specifications.

Table 52.	SPI AC	Timina	Specifications	1
	01170	i mining	opcontoutions	

Characteristic	Symbol ²	Min	Max	Unit
SPI outputs valid—master mode (internal clock) delay	t _{NIKHOV}	_	6	ns
SPI outputs hold—master mode (internal clock) delay	t _{NIKHOX}	0.5	—	ns
SPI outputs valid—slave mode (external clock) delay	t _{NEKHOV}		8.5	ns
SPI outputs hold—slave mode (external clock) delay	t _{NEKHOX}	2	—	ns
SPI inputs—master mode (internal clock) input setup time	t _{NIIVKH}	6	—	ns
SPI inputs—master mode (internal clock) input hold time	t _{NIIXKH}	0	—	ns
SPI inputs—slave mode (external clock) input setup time	t _{NEIVKH}	4	—	ns
SPI inputs—slave mode (external clock) input hold time	t _{NEIXKH}	2	—	ns

Notes:

1. Output specifications are measured from the 50% level of the rising edge of SPICLK to the 50% level of the signal. Timings are measured at the pin.

2. The symbols used for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{NIKHOX} symbolizes the internal timing (NI) for the time SPICLK clock reference (K) goes to the high state (H) until outputs (O) are invalid (X).}

This figure provides the AC test load for the SPI.




Figure 49. SPI AC Test Load

Figure 50 through Figure 51 represent the AC timing from Table 52. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.


Signal	Package Pin Number	Pin Type	Power Supply	Note
MEMC_MDQ[27]	M6	I/O	GV _{DDB}	_
MEMC_MDQ[28]	M2	I/O	GV _{DDB}	_
MEMC_MDQ[29]	M3	I/O	GV _{DDB}	
MEMC_MDQ[30]	L2	I/O	GV _{DDB}	
MEMC_MDQ[31]	L3	I/O	GV _{DDB}	
MEMC_MDM[0]	AB2	0	GV _{DDA}	
MEMC_MDM[1]	V3	0	GV _{DDA}	
MEMC_MDM[2]	P3	0	GV _{DDB}	
MEMC_MDM[3]	M7	0	GV _{DDB}	—
MEMC_MDM[8]	K2	0	GV _{DDB}	
MEMC_MDQS[0]	AC3	I/O	GV _{DDA}	
MEMC_MDQS[1]	V1	I/O	GV _{DDA}	
MEMC_MDQS[2]	R1	I/O	GV _{DDB}	
MEMC_MDQS[3]	M1	I/O	GV _{DDB}	
MEMC_MDQS[8]	K1	I/O	GV _{DDB}	
MEMC_MBA[0]	C3	0	GV _{DDB}	
MEMC_MBA[1]	B2	0	GV _{DDB}	
MEMC_MBA[2]	H4	0	GV _{DDB}	
MEMC_MA0	C2	0	GV _{DDB}	
MEMC_MA1	D2	0	GV _{DDB}	_
MEMC_MA2	D3	0	GV _{DDB}	
MEMC_MA3	D4	0	GV _{DDB}	
MEMC_MA4	E4	0	GV _{DDB}	_
MEMC_MA5	F4	0	GV _{DDB}	
MEMC_MA6	E2	0	GV _{DDB}	
MEMC_MA7	E1	0	GV _{DDB}	
MEMC_MA8	F2	0	GV _{DDB}	
MEMC_MA9	F3	0	GV _{DDB}	
MEMC_MA10	C1	0	GV _{DDB}	
MEMC_MA11	F7	0	GV _{DDB}	
MEMC_MA12	G2	0	GV _{DDB}	—
MEMC_MA13	G3	0	GV _{DDB}	_
MEMC_MWE	D5	0	GV _{DDB}	1 -
MEMC_MRAS	B4	0	GV _{DDB}	

Package and Pin Listings

Signal	Package Pin Number	Pin Type	Power Supply	Note
LCS[3]	Y11	0	NV _{DDP_K}	4
LWE[0] /LFWE0/LBS0	AB11	0	NV _{DDP_K}	
LWE[1]/LBS1	AC11	0	NV _{DDP_K}	—
LBCTL	U11	0	NV _{DDP_K}	
LGPL0/LFCLE	Y10	0	NV _{DDP_K}	—
LGPL1/LFALE	AA10	0	NV _{DDP_K}	
LGPL2/LOE/LFRE	AB10	0	NV _{DDP_K}	4
LGPL3/LFWP	AC10	0	NV _{DDP_K}	—
LGPL4/ LGTA /LUPWAIT/ LFRB	AB9	I/O	NV _{DDP_K}	4
LGPL5	Y9	0	NV _{DDP_K}	—
LCLK0	AC12	0	NV _{DDP_K}	—
	DUART	L. L.	I	
UART_SOUT1/MSRCID0/ LSRCID0	C17	0	NV _{DDB}	—
UART_SIN1/MSRCID1/ LSRCID1	B18	I/O	NV _{DDB}	—
UART_SOUT2/MSRCID2/ LSRCID2	D17	0	NV _{DDB}	—
UART_SIN2/MSRCID3/ LSRCID3	D18	I/O	NV _{DDB}	—
	PEX PHY			I
ТХА	C14	0	XPADVDD	_
TXA	C15	0	XPADVDD	
RXA	A13	I	XCOREVDD	
RXA	B13	I	XCOREVDD	
SD_IMP_CAL_RX	A15	I	XCOREVDD	
SD_REF_CLK	C12	I	XCOREVDD	
SD_REF_CLK	D12	I	XCOREVDD	—
SD_PLL_TPD	F13	0	—	—
SD_IMP_CAL_TX	A11	1	XPADVDD	—
SD_PLL_TPA_ANA	F11	0	—	—
SDAVDD_0	G12	I		—
SDAVSS_0	F12			—
I	I ² C interface	I	1	1
IIC_SDA1	C9	I/O	NV _{DDA}	2
		I	1	I

21 Clocking

This figure shows the internal distribution of clocks within the device.



¹ Multiplication factor M = 1, 1.5, 2, 2.5, and 3. Value is decided by RCWLR[COREPLL].

² Multiplication factor L = 2, 3, 4, 5 and 6. Value is decided by RCWLR[SPMF].

Figure 53. MPC8308 Clock Subsystem

The following external clock sources are utilized on the MPC8308:

- System clock (SYS_CLK_IN)
- Ethernet Clock (TSEC1_RX_CLK/TSEC1_TX_CLK/TSEC1_GTX_CLK125 for eTSEC)
- SerDes PHY clock
- eSHDC clock (SD_CLK)

For more information, see the SerDes chapter in the *MPC8308 PowerQUICC II Pro Processor Reference Manual.*

All clock inputs can be supplied using an external canned oscillator, a clock generation chip, or some other source that provides a standard CMOS square wave input.

Thermal

21.3 Core PLL Configuration

RCWL[COREPLL] selects the ratio between the internal coherent system bus clock (*csb_clk*) and the e300 core clock (*core_clk*). This table shows the encodings for RCWL[COREPLL]. COREPLL values that are not listed in this table should be considered as reserved.

NOTE

Core VCO frequency = core frequency \times VCO divider. The VCO divider, which is determined by RCWLR[COREPLL], must be set properly so that the core VCO frequency is in the range of 400–800 MHz.

RCWL[COREPLL]		PLL]	aara alki aab alk Batial	VCO Divider (VCOD) ²
0–1	2–5	6	<i>core_clk: csb_clk</i> Ratio ¹	VCO Divider (VCOD)
nn	0000	0	PLL bypassed (PLL off, <i>csb_clk</i> clocks core directly)	PLL bypassed (PLL off, <i>csb_clk</i> clocks core directly)
11	nnnn	n	n/a	n/a
00	0001	0	1:1	2
01	0001	0	1:1	4
10	0001	0	1:1	8
00	0001	1	1.5:1	2
01	0001	1	1.5:1	4
10	0001	1	1.5:1	8
00	0010	0	2:1	2
01	0010	0	2:1	4
10	0010	0	2:1	8
00	0010	1	2.5:1	2
01	0010	1	2.5:1	4
10	0010	1	2.5:1	8
00	0011	0	3:1	2
01	0011	0	3:1	4
10	0011	0	3:1	8

Table 58. e300 Core PLL Configuration

Note:

¹ For any *core_clk:csb_clk* ratios, the *core_clk* must not exceed its maximum operating frequency of 400 MHz.

² Core VCO frequency = core frequency × VCO divider. Note that VCO divider has to be set properly so that the core VCO frequency is in the range of 400–800 MHz.

22 Thermal

This section describes the thermal specifications of the device.

How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center 1-800 441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale, the Freescale logo, CodeWarrior, ColdFire, PowerQUICC, StarCore, and Symphony are trademarks of Freescale Semiconductor, Inc. Reg. U.S. Pat. & Tm. Off. CoreNet, QorlQ, QUICC Engine, and VortiQa are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. IEEE 1588 and 1149.1 are registered trademarks of the Institute of Electrical and Electronics Engineers, Inc. (IEEE). This product is not endorsed or approved by the IEEE. © 2011 Freescale Semiconductor, Inc.

Document Number: MPC8308EC Rev. 3 10/2011



