



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	67MHz
Connectivity	EBI/EMI, I ² C, LINbus, SPI, UART/USART, USB
Peripherals	CapSense, DMA, LCD, POR, PWM, WDT
Number of I/O	62
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 5.5V
Data Converters	A/D 16x20b; D/A 4x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c3866axa-039

Contents

1. Architectural Overview	3	8.6 LCD Direct Drive	57
2. Pinouts	5	8.7 CapSense	58
3. Pin Descriptions	9	8.8 Temp Sensor	58
4. CPU	10	8.9 DAC	59
4.1 8051 CPU	10	8.10 Up/Down Mixer	59
4.2 Addressing Modes	10	8.11 Sample and Hold	59
4.3 Instruction Set	10	9. Programming, Debug Interfaces, Resources	60
4.4 DMA and PHUB	15	9.1 JTAG Interface	60
4.5 Interrupt Controller	17	9.2 Serial Wire Debug Interface	62
5. Memory	21	9.3 Debug Features	63
5.1 Static RAM	21	9.4 Trace Features	63
5.2 Flash Program Memory	21	9.5 Single Wire Viewer Interface	63
5.3 Flash Security	21	9.6 Programming Features	63
5.4 EEPROM	21	9.7 Device Security	63
5.5 Nonvolatile Latches (NVLs)	22	10. Development Support	64
5.6 External Memory Interface	23	10.1 Documentation	64
5.7 Memory Map	24	10.2 Online	64
6. System Integration	26	10.3 Tools	64
6.1 Clocking System	26	11. Electrical Specifications	65
6.2 Power System	29	11.1 Absolute Maximum Ratings	65
6.3 Reset	31	11.2 Device Level Specifications	66
6.4 I/O System and Routing	33	11.3 Power Regulators	72
7. Digital Subsystem	40	11.4 Inputs and Outputs	74
7.1 Example Peripherals	40	11.5 Analog Peripherals	85
7.2 Universal Digital Block	42	11.6 Digital Peripherals	115
7.3 UDB Array Description	45	11.7 Memory	121
7.4 DSI Routing Interface Description	45	11.8 PSoC System Resources	127
7.5 CAN	47	11.9 Clocking	130
7.6 USB	49	12. Ordering Information	135
7.7 Timers, Counters, and PWMs	49	12.1 Part Numbering Conventions	136
7.8 I ² C	50	13. Packaging	137
7.9 Digital Filter Block	51	14. Acronyms	139
8. Analog Subsystem	51	15. Reference Documents	140
8.1 Analog Routing	52	16. Document Conventions	141
8.2 Delta-sigma ADC	54	16.1 Units of Measure	141
8.3 Comparators	55	17. Revision History	142
8.4 Opamps	56	18. Sales, Solutions, and Legal Information	146
8.5 Programmable SC/CT Blocks	56		



The diagram shows a square TQFP package with pins numbered 1 through 76. The pin functions are as follows:


- Pins 1-9:** (GPIO) P2[5], (GPIO) P2[6], (GPIO) P2[7], (I2C0: SCL, SIO) P12[4], (I2C0: SDA, SIO) P12[5], (GPIO) P6[4], (GPIO) P6[5], (GPIO) P6[6], (GPIO) P6[7]
- Pins 10-15:** VSSD, NC, VSSD, VSSD, VSSD, XRES
- Pins 16-19:** (GPIO) P5[0], (GPIO) P5[1], (GPIO) P5[2], (GPIO) P5[3]
- Pins 20-25:** (TMS, SWDIO, GPIO) P1[0], (TCK, SWDCK, GPIO) P1[1], (Configurable XRES, GPIO) P1[2], (TD0, SWV, GPIO) P1[3], (TDI, GPIO) P1[4], (nTRST, GPIO) P1[5]
- Pins 26-36:** VDDIO1, (GPIO) P1[6], (GPIO) P1[7], (SIO) P12[6], (SIO) P12[7], (GPIO) P5[4], (GPIO) P5[5], (GPIO) P5[6], (GPIO) P5[7], (USBIO, D+, SWDIO) P15[6], (USBIO, D-, SWDCK) P15[7]
- Pins 37-41:** VDDD, VSSD, VSSD, VSSD, NC
- Pins 42-48:** (MHz XTAL: XO, GPIO) P15[0], (MHz XTAL: XI, GPIO) P15[1], (IDAC1, GPIO) P3[0], (IDAC3, GPIO) P3[1], (IDAC3, GPIO) P3[2], (OpampP3-/Extref1, GPIO) P3[3], (OpampP3+, GPIO) P3[4], (Opamp1-, GPIO) P3[4], (Opamp1+, GPIO) P3[5]
- Pins 49-51:** VDDIO3
- Pins 52-55:** P3[7] (GPIO, Opamp3OUT), P3[6] (GPIO, Opamp1OUT)
- Pins 56-59:** P15[3] (GPIO, KHZ XTAL: XI), P15[2] (GPIO, KHZ XTAL: XO), P12[1] (SIO, I2C1: SDA), P12[0] (SIO, I2C1: SCL)
- Pins 60-65:** NC, NC, NC, NC, VCCA
- Pins 66-69:** VSSD, VDDA, VSSA, VSSD
- Pins 70-74:** P4[1] (GPIO), P4[0] (GPIO), P12[3] (SIO), P12[2] (SIO)
- Pins 75-76:** VDDIO0, P0[3] (GPIO, Opamp0-/Extref0), P0[2] (GPIO, Opamp0+), P0[1] (GPIO, Opamp0OUT), P0[0] (GPIO, Opamp2OUT)

- The two pins labeled VDDD must be connected together.
- The two pins labeled VCCD must be connected together, with capacitance added, as shown in [Figure 2-5](#) and [Power System](#) on page 29. The trace between the two VCCD pins should be as short as possible.
- The two pins labeled VSSD must be connected together.

Note

Page 7 of 146

Figure 2-6. Example PCB Layout for 100-pin TQFP Part for Optimal Analog Performance



3. Pin Descriptions

IDAC0, IDAC1, IDAC2, IDAC3

Low resistance output pin for high current DACs (IDAC).

Opamp0OUT, Opamp1OUT, Opamp2OUT, Opamp3OUT

High current output of uncommitted opamp^[11].

Extref0, Extref1

External reference input to the analog system.

Opamp0-, Opamp1-, Opamp2-, Opamp3-

Inverting input to uncommitted opamp.

Opamp0+, Opamp1+, Opamp2+, Opamp3+

Noninverting input to uncommitted opamp.

GPIO

General purpose I/O pin provides interfaces to the CPU, digital peripherals, analog peripherals, interrupts, LCD segment drive, and CapSense^[11].

I2C0: SCL, I2C1: SCL

I²C SCL line providing wake from sleep on an address match. Any I/O pin can be used for I²C SCL if wake from sleep is not required.

I2C0: SDA, I2C1: SDA

I²C SDA line providing wake from sleep on an address match. Any I/O pin can be used for I²C SDA if wake from sleep is not required.

kHz XTAL: Xo, kHz XTAL: Xi

32.768-kHz crystal oscillator pin.

MHz XTAL: Xo, MHz XTAL: Xi

4- to 25-MHz crystal oscillator pin.

nTRST

Optional JTAG test reset programming and debug port connection to reset the JTAG connection.

SIO

Special I/O provides interfaces to the CPU, digital peripherals and interrupts with a programmable high threshold voltage, analog comparator, high sink current, and high impedance state when the device is unpowered.

SWDCK

Serial wire debug clock programming and debug port connection.

SWDIO

Serial wire debug input and output programming and debug port connection.

SWV

Single wire viewer debug output.

TCK

JTAG test clock programming and debug port connection.

TDI

JTAG test data in programming and debug port connection.

TDO

JTAG test data out programming and debug port connection.

TMS

JTAG test mode select programming and debug port connection.

Note

11. GPIOs with opamp outputs are not recommended for use with CapSense.

4.3.1.2 Logical Instructions

The logical instructions perform Boolean operations such as AND, OR, XOR on bytes, rotate of accumulator contents, and swap of nibbles in an accumulator. The Boolean operations on the bytes are performed on the bit-by-bit basis. [Table 4-2](#) shows the list of logical instructions and their description.

Table 4-2. Logical Instructions

Mnemonic	Description	Bytes	Cycles
ANL A,Rn	AND register to accumulator	1	1
ANL A,Direct	AND direct byte to accumulator	2	2
ANL A,@Ri	AND indirect RAM to accumulator	1	2
ANL A,#data	AND immediate data to accumulator	2	2
ANL Direct, A	AND accumulator to direct byte	2	3
ANL Direct, #data	AND immediate data to direct byte	3	3
ORL A,Rn	OR register to accumulator	1	1
ORL A,Direct	OR direct byte to accumulator	2	2
ORL A,@Ri	OR indirect RAM to accumulator	1	2
ORL A,#data	OR immediate data to accumulator	2	2
ORL Direct, A	OR accumulator to direct byte	2	3
ORL Direct, #data	OR immediate data to direct byte	3	3
XRL A,Rn	XOR register to accumulator	1	1
XRL A,Direct	XOR direct byte to accumulator	2	2
XRL A,@Ri	XOR indirect RAM to accumulator	1	2
XRL A,#data	XOR immediate data to accumulator	2	2
XRL Direct, A	XOR accumulator to direct byte	2	3
XRL Direct, #data	XOR immediate data to direct byte	3	3
CLR A	Clear accumulator	1	1
CPL A	Complement accumulator	1	1
RL A	Rotate accumulator left	1	1
RLC A	Rotate accumulator left through carry	1	1
RR A	Rotate accumulator right	1	1
RRC A	Rotate accumulator right though carry	1	1
SWAP A	Swap nibbles within accumulator	1	1

4.3.1.3 Data Transfer Instructions

The data transfer instructions are of three types: the core RAM, xdata RAM, and the lookup tables. The core RAM transfer includes transfer between any two core RAM locations or SFRs. These instructions can use direct, indirect, register, and immediate addressing. The xdata RAM transfer includes only the transfer between the accumulator and the xdata RAM location. It can use only indirect addressing. The lookup tables involve nothing but the read of program memory using the Indexed

addressing mode. [Table 4-3](#) lists the various data transfer instructions available.


4.3.1.4 Boolean Instructions

The 8051 core has a separate bit-addressable memory location. It has 128 bits of bit addressable RAM and a set of SFRs that are bit addressable. The instruction set includes the whole menu of bit operations such as move, set, clear, toggle, OR, and AND instructions and the conditional jump instructions. [Table 4-4](#) lists the available Boolean instructions.

5.6 External Memory Interface

CY8C38 provides an EMIF for connecting to external memory devices. The connection allows read and write accesses to external memories. The EMIF operates in conjunction with UDBs, I/O ports, and other hardware to generate external memory address and control signals. At 33 MHz, each memory access cycle takes four bus clock cycles. Figure 5-1 is the EMIF block diagram. The EMIF supports synchronous and asynchronous memories. The CY8C38 supports only one type of external memory device at a time. External memory can be accessed through the 8051 xdata space; up to 24 address bits can be used. See “xdata Space” section on page 25. The memory can be 8 or 16 bits wide.

Figure 5-1. EMIF Block Diagram



detect and report certain exception conditions. This register is cleared after a power-on reset. For details see the Technical Reference Manual.

6.3.1 Reset Sources

6.3.1.1 Power Voltage Level Monitors

■ IPOR – Initial power-on reset

At initial power on, IPOR monitors the power voltages V_{DDD} , V_{DDA} , V_{CCD} and V_{CCA} . The trip level is not precise. It is set to approximately 1 volt, which is below the lowest specified operating voltage but high enough for the internal circuits to be reset and to hold their reset state. The monitor generates a reset pulse that is at least 150 ns wide. It may be much wider if one or more of the voltages ramps up slowly.

If after the IPOR triggers either V_{DDX} drops back below the trigger point, in a non-monotonic fashion, it must remain below that point for at least 10 μ s. The hysteresis of the IPOR trigger point is typically 100 mV.

After boot, the IPOR circuit is disabled and voltage supervision is handed off to the precise low-voltage reset (PRES) circuit.

■ PRES – Precise low voltage reset

This circuit monitors the outputs of the analog and digital internal regulators after power up. The regulator outputs are compared to a precise reference voltage. The response to a PRES trip is identical to an IPOR reset.

After PRES has been deasserted, at least 10 μ s must elapse before it can be reasserted.

In normal operating mode, the program cannot disable the digital PRES circuit. The analog regulator can be disabled, which also disables the analog portion of the PRES. The PRES circuit is disabled automatically during sleep and hibernate modes, with one exception: During sleep mode the regulators are periodically activated (buzzed) to provide supervisory services and to reduce wakeup time. At these times the PRES circuit is also buzzed to allow periodic voltage monitoring.

■ ALVI, DLVI, AHVI – Analog/digital low voltage interrupt, analog high voltage interrupt

Interrupt circuits are available to detect when V_{DDA} and V_{DDD} go outside a voltage range. For AHVI, V_{DDA} is compared to a fixed trip level. For ALVI and DLVI, V_{DDA} and V_{DDD} are compared to trip levels that are programmable, as listed in Table 6-4. ALVI and DLVI can also be configured to generate a device reset instead of an interrupt.

Table 6-4. Analog/Digital Low Voltage Interrupt, Analog High Voltage Interrupt

Interrupt	Supply	Normal Voltage Range	Available Trip Settings
DLVI	VDDD	1.71 V–5.5 V	1.70 V–5.45 V in 250 mV increments
ALVI	VDDA	1.71 V–5.5 V	1.70 V–5.45 V in 250 mV increments
AHVI	VDDA	1.71 V–5.5 V	5.75 V

The monitors are disabled until after IPOR. During sleep mode these circuits are periodically activated (buzzed). If an interrupt occurs during buzzing then the system first enters its wakeup sequence. The interrupt is then recognized and may be serviced.

The buzz frequency is adjustable, and should be set to be less than the minimum time that any voltage is expected to be out of range. For details on how to adjust the buzz frequency, see the TRM.

6.3.1.2 Other Reset Sources

■ XRES – External reset

PSoC 3 has either a single GPIO pin that is configured as an external reset or a dedicated XRES pin. Either the dedicated XRES pin or the GPIO pin, if configured, holds the part in reset while held active (low). The response to an XRES is the same as to an IPOR reset.

After XRES has been deasserted, at least 10 μ s must elapse before it can be reasserted.

The external reset is active low. It includes an internal pull-up resistor. XRES is active during sleep and hibernate modes.

■ SRES – Software reset

A reset can be commanded under program control by setting a bit in the software reset register. This is done either directly by the program or indirectly by DMA access. The response to a SRES is the same as after an IPOR reset.

Another register bit exists to disable this function.

■ WRES – Watchdog timer reset

The watchdog reset detects when the software program is no longer being executed correctly. To indicate to the watchdog timer that it is running correctly, the program must periodically reset the timer. If the timer is not reset before a user-specified amount of time, then a reset is generated.

Note IPOR disables the watchdog function. The program must enable the watchdog function at an appropriate point in the code by setting a register bit. When this bit is set, it cannot be cleared again except by an IPOR power on reset event.

6.4 I/O System and Routing

PSoC I/Os are extremely flexible. Every GPIO has analog and digital I/O capability. All I/Os have a large number of drive modes, which are set at POR. PSoC also provides up to four individual I/O voltage domains through the VDDIO pins.

There are two types of I/O pins on every device; those with USB provide a third type. Both GPIO and SIO provide similar digital functionality. The primary differences are their analog capability and drive strength. Devices that include USB also provide two USBIO pins that support specific USB functionality as well as limited GPIO capability.

All I/O pins are available for use as digital inputs and outputs for both the CPU and digital peripherals. In addition, all I/O pins can generate an interrupt. The flexible and advanced capabilities of the PSoC I/O, combined with any signal to any pin routability, greatly simplify circuit design and board layout. All GPIO pins can be used for analog input, CapSense^[13], and LCD segment drive, while SIO pins are used for voltages in excess of VDDA and for programmable output voltages.

- Features supported by both GPIO and SIO:
 - User programmable port reset state
 - Separate I/O supplies and voltages for up to four groups of I/O
 - Digital peripherals use DSI to connect the pins
 - Input or output or both for CPU and DMA
 - Eight drive modes
 - Every pin can be an interrupt source configured as rising edge, falling edge or both edges. If required, level sensitive interrupts are supported through the DSI
 - Dedicated port interrupt vector for each port

- Slew rate controlled digital output drive mode
- Access port control and configuration registers on either port basis or pin basis
- Separate port read (PS) and write (DR) data registers to avoid read modify write errors
- Special functionality on a pin by pin basis
- Additional features only provided on the GPIO pins:
 - LCD segment drive on LCD equipped devices
 - CapSense^[13]
 - Analog input and output capability
 - Continuous 100 μ A clamp current capability
 - Standard drive strength down to 1.7 V
- Additional features only provided on SIO pins:
 - Higher drive strength than GPIO
 - Hot swap capability (5 V tolerance at any operating V_{DD})
 - Programmable and regulated high input and output drive levels down to 1.2 V
 - No analog input, CapSense, or LCD capability
 - Over voltage tolerance up to 5.5 V
 - SIO can act as a general purpose analog comparator
- USBIO features:
 - Full speed USB 2.0 compliant I/O
 - Highest drive strength for general purpose use
 - Input, output, or both for CPU and DMA
 - Input, output, or both for digital peripherals
 - Digital output (CMOS) drive mode
 - Each pin can be an interrupt source configured as rising edge, falling edge, or both edges


Note

13. GPIOs with opamp outputs are not recommended for use with CapSense.

7.2.2 Datapath Module

The datapath contains an 8-bit single cycle ALU, with associated compare and condition generation logic. This datapath block is optimized to implement embedded functions, such as timers, counters, integrators, PWMs, PRS, CRC, shifters and dead band generators and many others.

Figure 7-4. Datapath Top Level



7.2.2.1 Working Registers

The datapath contains six primary working registers, which are accessed by CPU firmware or DMA during normal operation.

Table 7-1. Working Datapath Registers

Name	Function	Description
A0 and A1	Accumulators	These are sources and sinks for the ALU and also sources for the compares.
D0 and D1	Data Registers	These are sources for the ALU and sources for the compares.
F0 and F1	FIFOs	These are the primary interface to the system bus. They can be a data source for the data registers and accumulators or they can capture data from the accumulators or ALU. Each FIFO is four bytes deep.

7.2.2.2 Dynamic Datapath Configuration RAM

Dynamic configuration is the ability to change the datapath function and internal configuration on a cycle-by-cycle basis, under sequencer control. This is implemented using the 8-word \times 16-bit configuration RAM, which stores eight unique 16-bit wide configurations. The address input to this RAM controls the sequence, and can be routed from any block connected to the UDB routing matrix, most typically PLD logic, I/O pins, or from the outputs of this or other datapath blocks.

ALU

The ALU performs eight general purpose functions. They are:

- Increment
- Decrement
- Add
- Subtract
- Logical AND
- Logical OR
- Logical XOR
- Pass, used to pass a value through the ALU to the shift register, mask, or another UDB register.

Figure 7-15. CAN Controller Block Diagram





Figure 9-1. JTAG Interface Connections between PSoC 3 and Programmer



¹ The voltage levels of Host Programmer and the PSoC 3 voltage domains involved in Programming should be same. The Port 1 JTAG pins, XRES pin (XRES_N or P1[2]) are powered by V_{DDIO1}. So, V_{DDIO1} of PSoC 3 should be at same voltage level as host V_{DD}. Rest of PSoC 3 voltage domains (V_{DDD}, V_{DDA}, V_{DDIO0}, V_{DDIO2}, V_{DDIO3}) need not be at the same voltage level as host Programmer.

² V_dda must be greater than or equal to all other power supplies (V_{ddd}, V_{ddio}'s) in PSoC 3.

³ For Power cycle mode Programming, XRES pin is not required. But the Host programmer must have the capability to toggle power (V_{ddd}, V_dda, All V_{ddio}'s) to PSoC 3. This may typically require external interface circuitry to toggle power which will depend on the programming setup. The power supplies can be brought up in any sequence, however, once stable, V_{DDA} must be greater than or equal to all other supplies.

⁴ For JTAG Programming, Device reset can also be done without connecting to the XRES pin or Power cycle mode by using the TMS, TCK, TDI, TDO pins of PSoC 3, and writing to a specific register. But this requires that the DPS setting in NVL is not equal to "Debug Ports Disabled".

⁵ By default, PSoC 3 is configured for 4-wire JTAG mode unless user changes the DPS setting. So the TMS pin is unidirectional. But if the DPS setting is changed to non-JTAG mode, the TMS pin in JTAG is bi-directional as the SWD Protocol has to be used for acquiring the PSoC 3 device initially. After switching from SWD to JTAG mode, the TMS pin will be uni-directional. In such a case, unidirectional buffer should not be used on TMS line.

⁶ nTRST JTAG pin (P1[5]) cannot be used to reset the JTAG TAP controller during first time programming of PSoC 3 as the default setting is 4-wire JTAG (nTRST disabled). Use the TMS, TCK pins to do a reset of JTAG TAP controller.

⁷ If XRES pin is used by host, P1[2] will be configured as XRES by default only for 48-pin devices (without dedicated XRES pin). For devices with dedicated XRES pin, P1[2] is GPIO pin by default. So use P1[2] as Reset pin only for 48-pin devices, but use dedicated XRES pin for rest of devices.

Table 11-2. DC Specifications *(continued)*

Parameter	Description	Conditions		Min	Typ	Max	Units
	Sleep Mode ^[26]						
	CPU OFF RTC = ON (= ECO32K ON, in low power mode) Sleep timer = ON (= ILO ON at 1 kHz) ^[27] WDT = OFF I ² C Wake = OFF Comparator = OFF POR = ON SIO Pins in single ended input, unregulated output mode	V _{DD} = V _{DDIO} = 4.5 V–5.5 V	T = –40 °C	–	1.1	2.3	μA
			T = 25 °C	–	1.1	2.2	μA
			T = 85 °C	–	15	30	μA
			T = 125 °C	–	20.3	30	μA
		V _{DD} = V _{DDIO} = 2.7 V–3.6 V	T = –40 °C	–	1	2.2	μA
			T = 25 °C	–	1	2.1	μA
			T = 85 °C	–	12	28	μA
			T = 125 °C	–	18.5	28	μA
		V _{CC} = V _{DDIO} = 1.71 V–1.95 V	T = 25 °C	–	2.2	4.2	μA
	T = 125 °C		–	16.2	28	μA	
	Comparator = ON CPU = OFF RTC = OFF Sleep timer = OFF WDT = OFF I ² C Wake = OFF POR = ON SIO Pins in single ended input, unregulated output mode	V _{DD} = V _{DDIO} = 2.7 V–3.6 V	T = 25 °C	–	2.2	2.7	μA
	I ² C Wake = ON CPU = OFF RTC = OFF Sleep timer = OFF WDT = OFF Comparator = OFF POR = ON SIO Pins in single ended input, unregulated output mode	V _{DD} = V _{DDIO} = 2.7 V–3.6 V	T = 25 °C	–	2.2	2.8	μA

Notes

 26. If V_{cc}d and V_{cca} are externally regulated, the voltage difference between V_{cc}d and V_{cca} must be less than 50 mV.

27. Sleep timer generates periodic interrupts to wake up the CPU. This specification applies only to those times that the CPU is off.

11.4.3 USBIO

Table 11-10. USBIO DC Specifications


Parameter	Description	Conditions	Min	Typ	Max	Units
Rusbi	USB D+ pull up resistance	With idle bus	0.900	-	1.575	k Ω
Rusba	USB D+ pull up resistance	While receiving traffic	1.425	-	3.090	k Ω
Vohusb	Static output high	15 k Ω \pm 5% to Vss, internal pull up enabled	2.8	-	3.6	V
Volusb	Static output low	15 k Ω \pm 5% to Vss, internal pull up enabled	-	-	0.3	V
Vihgpio	Input voltage high, GPIO mode	V _{DDD} \geq 3 V	2	-	-	V
Vilgpio	Input voltage low, GPIO mode	V _{DDD} \geq 3 V	-	-	0.8	V
Vohgpio	Output voltage high, GPIO mode	I _{oh} = 4 mA, V _{ddio} \geq 3 V	2.4	-	-	V
Volgpio	Output voltage low, GPIO mode	I _{ol} = 4 mA, V _{ddio} \geq 3 V	-	-	0.3	V
Vdi	Differential input sensitivity	[(D+)-(D-)]	-	-	0.2	V
Vcm	Differential input common mode range		0.8	-	2.5	V
Vse	Single ended receiver threshold		0.8	-	2	V
Rps2	PS/2 pull up resistance	In PS/2 mode, with PS/2 pull up enabled	3	-	7	k Ω
Rext	External USB series resistor	In series with each USB pin	21.78 (-1%)	22	22.22 (+1%)	Ω
Zo	USB driver output impedance	Including Rext, -40°C \leq Ta \leq 85°C and Tj \leq 100°C	28	-	44	Ω
		Including Rext, -40°C \leq Ta \leq 125°C and Tj \leq 150°C	28	-	46	Ω
Cin	USB transceiver input capacitance		-	-	20	pF
I _{il} [35]	Input leakage current (absolute value)	25°C, V _{ddio} = 3.0 V	-	-	2	nA

Note

35. Based on device characterization (not production tested).

Table 11-11. USBIO AC Specifications

Parameter	Description	Conditions	Min	Typ	Max	Units
Tdrate	Full-speed data rate average bit rate		12 - 0.25%	12	12 + 0.25%	MHz
Tdjr1	Receiver data jitter tolerance to next transition		-8	-	8	ns
Tdjr2	Receiver data jitter tolerance to pair transition		-5	-	5	ns
Tudj1	Driver differential jitter to next transition		-3.5	-	3.5	ns
Tudj2	Driver differential jitter to pair transition		-4	-	4	ns
Tfdeop	Source jitter for differential transition to SE0 transition		-2	-	5	ns
Tfeopt	Source SE0 interval of EOP		160	-	175	ns
Tfeopr	Receiver SE0 interval of EOP		82	-	-	ns
Tfst	Width of SE0 interval during differential transition		-	-	14	ns
Fgpio_out	GPIO mode output operating frequency	$3\text{ V} \leq V_{\text{DD}} \leq 5.5\text{ V}$	-	-	20	MHz
		$V_{\text{DD}} = 1.71\text{ V}$	-	-	6	MHz
Tr_gpio	Rise time, GPIO mode, 10%/90% V_{DD}	$V_{\text{DD}} > 3\text{ V}$, 25 pF load	-	-	12	ns
		$V_{\text{DD}} = 1.71\text{ V}$, 25 pF load	-	-	40	ns
Tf_gpio	Fall time, GPIO mode, 90%/10% V_{DD}	$V_{\text{DD}} > 3\text{ V}$, 25 pF load	-	-	12	ns
		$V_{\text{DD}} = 1.71\text{ V}$, 25 pF load	-	-	40	ns

Figure 11-15. USBIO Output Rise and Fall Times, GPIO Mode, $V_{\text{DD}} = 3.3\text{ V}$, 25 pF Load

Table 11-12. USB Driver AC Specifications

Parameter	Description	Conditions	Min	Typ	Max	Units
Tr	Transition rise time		-	-	20	ns
Tf	Transition fall time		-	-	20	ns
TR	Rise/fall time matching	VUSB_5, VUSB_3.3, see	90%	-	111%	
Vcrs	Output signal crossover voltage		1.3	-	2	V

11.5 Analog Peripherals

Specifications are valid for $-40^{\circ}\text{C} \leq T_a \leq 125^{\circ}\text{C}$ and $T_j \leq 150^{\circ}\text{C}$, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

11.5.1 Opamp

Table 11-15. Opamp DC Specifications

Parameter	Description	Conditions	Min	Typ	Max	Units
V _{ioff}	Input offset voltage	$-40^{\circ}\text{C} \leq T_a \leq 85^{\circ}\text{C}$ and $T_j \leq 100^{\circ}\text{C}$	-	-	±2.5	mV
		$-40^{\circ}\text{C} \leq T_a \leq 125^{\circ}\text{C}$ and $T_j \leq 150^{\circ}\text{C}$	-	-	±5.0	mV
TCV _{os}	Input offset voltage drift with temperature	Power mode = high	-	-	±30	μV / °C
Ge ₁	Gain error, unity gain buffer mode	R _{load} = 1 kΩ	-	-	±0.1	%
V _i	Input voltage range		V _{ssa}	-	V _{dda}	mV
V _o	Output voltage range	Output load = 1 mA	V _{ssa} + 50	-	V _{dda} - 50	mV
I _{out}	Output current	Output voltage is between V _{ssa} +500 mV and V _{dda} -500 mV, and V _{dda} > 2.7 V, $-40^{\circ}\text{C} \leq T_a \leq 85^{\circ}\text{C}$ and $T_j \leq 100^{\circ}\text{C}$	25	-	-	mA
		Output voltage is between V _{ssa} +500 mV and V _{dda} -500 mV, and V _{dda} > 2.7 V, $-40^{\circ}\text{C} \leq T_a \leq 125^{\circ}\text{C}$ and $T_j \leq 150^{\circ}\text{C}$	20	-	-	mA
I _{out}	Output current	Output voltage is between V _{ssa} +500 mV and V _{dda} -500 mV, and V _{dda} > 1.7 V and V _{dda} < 2.7 V	16	-	-	mA
I _{DD}	Quiescent current	Power mode = min	-	250	400	μA
		Power mode = low	-	250	400	μA
		Power mode = med	-	330	950	μA
		Power mode = high	-	1000	2500	μA
CMRR	Common mode rejection ratio ^[30]		80	-	-	dB
PSRR	Power supply rejection ratio	V _{dda} ≥ 2.7 V	85	-	-	dB
		V _{dda} < 2.7 V	70	-	-	dB

Figure 11-16. Opamp V_{offset} Histogram, 3388 samples/847 parts, 25 °C, V_{dda} = 5 V




Table 11-23. Delta-sigma ADC RMS Noise in Counts vs. Input Range and Sample Rate, 20-bit, External Reference, Differential

Sample rate, sps	Input Voltage Range				
	±VREF	±VREF / 2	±VREF / 4	±VREF / 8	±VREF / 16
8	0.70	0.84	1.02	1.40	2.65
11.3	0.69	0.86	0.96	1.40	2.69
22.5	0.73	0.82	1.25	1.77	2.67
45	0.76	0.94	1.02	1.76	2.75
61	0.75	1.01	1.13	1.65	2.98
170	0.75	0.98	INVALID OPERATING REGION		
187	0.73				

Figure 11-28. Delta-sigma ADC DNL vs Output Code, 16-bit, 48 ksps, 25 °C $V_{DDA} = 3.3$ V





Figure 11-29. Delta-sigma ADC INL vs Output Code, 16-bit, 48 ksps, 25 °C $V_{DDA} = 3.3$ V



11.5.4 Analog Globals

Table 11-25. Analog Globals Specifications

Parameter	Description	Conditions	Min	Typ	Max	Units
Rppag	Resistance pin-to-pin through P2[4], AGL0, DSM INP, AGL1, P2[5] ^[42]	V _{DDA} = 3 V	–	1472	2200	Ω
Rppmuxbus	Resistance pin-to-pin through P2[3], amuxbusL, P2[4] ^[42]	V _{DDA} = 3 V	–	706	1100	Ω

11.5.5 Comparator

Table 11-26. Comparator DC Specifications

Parameter	Description	Conditions	Min	Typ	Max	Units
V _{OS}	Input offset voltage in fast mode	Factory trim, V _{dda} > 2.7 V, V _{in} ≥ 0.5 V	–		10	mV
	Input offset voltage in slow mode	Factory trim, V _{in} ≥ 0.5 V	–		9	mV
	Input offset voltage in fast mode ^[43]	Custom trim	–	–	4	mV
	Input offset voltage in slow mode ^[43]	Custom trim	–	–	4	mV
	Input offset voltage in ultra low-power mode	V _{DDA} ≤ 4.6 V	–	±12	–	mV
V _{HYST}	Hysteresis	Hysteresis enable mode	–	10	32	mV
V _{ICM}	Input common mode voltage	High current / fast mode	V _{SSA}	–	V _{DDA}	V
		Low current / slow mode	V _{SSA}	–	V _{DDA}	V
		Ultra low-power mode V _{DDA} ≤ 4.6 V	V _{SSA}	–	V _{DDA} – 1.15	V
CMRR	Common mode rejection ratio		–	50	–	dB
I _{cmp}	High current mode/fast mode ^[30]	–40°C ≤ Ta ≤ 85°C and Tj ≤ 100°C	–	–	400	μA
		–40°C ≤ Ta ≤ 125°C and Tj ≤ 150°C	–	–	600	μA
	Low current mode/slow mode ^[30]	–40°C ≤ Ta ≤ 85°C and Tj ≤ 100°C	–	–	100	μA
		–40°C ≤ Ta ≤ 125°C and Tj ≤ 150°C	–	–	150	μA
	Ultra low power mode ^[30]	V _{DDA} ≤ 4.6 V	–	6	–	μA

Table 11-27. Comparator AC Specifications

Parameter	Description	Conditions	Min	Typ	Max	Units
T _{RESP}	Response time, high current mode ^[44]	50 mV overdrive, measured pin-to-pin	–	75	110	ns
	Response time, low current mode ^[44]	50 mV overdrive, measured pin-to-pin	–	155	200	ns
	Response time, ultra low-power mode ^[44]	50 mV overdrive, measured pin-to-pin, V _{DDA} ≤ 4.6 V	–	55	–	μs

Note

42. The resistance of the analog global and analog mux bus is high if V_{DDA} ≤ 2.7 V, and the chip is in either sleep or hibernate mode. Use of analog global and analog mux bus under these conditions is not recommended.

43. The recommended procedure for using a custom trim value for the on-chip comparators can be found in the TRM.

44. Based on device characterization (Not production tested).

Figure 11-33. IDAC INL vs Input Code, Range = 255 μ A, Sink Mode




Figure 11-34. IDAC DNL vs Input Code, Range = 255 μ A, Source Mode




Figure 11-35. IDAC DNL vs Input Code, Range = 255 μ A, Sink Mode





Figure 11-53. VDAC Operating Current vs Temperature, 1 V Mode, High speed mode






The technical drawing illustrates a square microchip package with the following specifications:

- Top View Dimensions:**
 - Overall width: 16.00 ± 0.25
 - Inner width: 14.00 ± 0.05
 - Pin pitch (horizontal): 0.39 ± 0.05
 - Pin pitch (vertical): 0.39 ± 0.05
 - Pin length: 7.5
 - Pin thickness: 0.22 ± 0.05
 - Pin height from seating plane: 0.50 TYP.
 - Seating plane offset: 1.60 MAX.
 - Package thickness: 0.20 MAX.
 - Lead thickness: 0.08
 - Lead angle: $12^\circ \pm 1^\circ$ (BX)
 - Lead height: 1.40 ± 0.05
- Side View Details:**
 - Label: "SEATING PLANE"
 - Label: "SFF DETAIL A"

1. JEDEC STD REF MS-026
2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH
MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in (0.25 mm) PER SIDE
BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD MISMATCH
3. DIMENSIONS IN MILLIMETERS



Page 138 of 146

16. Document Conventions

16.1 Units of Measure

Table 16-1. Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
dB	decibels
fF	femtofarads
Hz	hertz
KB	1024 bytes
kbps	kilobits per second
Khr	kilohours
kHz	kilohertz
kΩ	kilohms
ksps	kilosamples per second
LSB	least significant bit
Mbps	megabits per second
MHz	megahertz
MΩ	megaohms
Msps	megasamples per second
μA	microamperes
μF	microfarads
μH	microhenrys
μs	microseconds
μV	microvolts
μW	microwatts
mA	milliamperes
ms	milliseconds
mV	millivolts
nA	nanoamperes
ns	nanoseconds
nV	nanovolts
Ω	ohms
pF	picofarads
ppm	parts per million
ps	picoseconds
s	seconds
sps	samples per second
sqrtHz	square root of hertz
V	volts