#### NXP USA Inc. - MC68HC908AB32MPB Datasheet





#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	HC08
Core Size	8-Bit
Speed	8MHz
Connectivity	SCI, SPI
Peripherals	POR, PWM
Number of I/O	51
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 8x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc68hc908ab32mpb

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



**General Description** 

# 1.7 I/O Pin Summary

# Table 1-1. I/O Pins Summary

Pin Name	Function	Driver Type	Hysteresis	Reset State
PTA7-PTA0	General purpose I/O	Dual State	No	Input (Hi-Z)
PTB7/ATD7-PTB0/ATD0	General purpose I/O / ADC channel	Dual State	No	Input (Hi-Z)
PTC5–PTC3	General purpose I/O	Dual State	No	Input (Hi-Z)
PTC2/MCLK	General purpose I/O / System clock	Dual State	No	Input (Hi-Z)
PTC1-PTC0	General purpose I/O	Dual State	No	Input (Hi-Z)
PTD7	General purpose I/O	Dual State	No	Input (Hi-Z)
PTD6/TACLK	General purpose I/O / Timer external input clock	Dual State	No	Input (Hi-Z)
PTD5	General purpose I/O	Dual State	No	Input (Hi-Z)
PTD4/TBCLK	General purpose I/O / Timer external input clock	Dual State	No	Input (Hi-Z)
PTD3-PTD0	General purpose I/O	Dual State	No	Input (Hi-Z)
PTE7/SPSCK	General purpose I/O / SPI clock	Dual State (open drain)	Yes	Input (Hi-Z)
PTE6/MOSI	General purpose I/O / SPI data path	Dual State (open drain)	Yes	Input (Hi-Z)
PTE5/MISO	General purpose I/O / SPI data path	Dual State (open drain)	Yes	Input (Hi-Z)
PTE4/SS	General purpose I/O / SPI slave select	Dual State	Yes	Input (Hi-Z)
PTE3/TACH1	General purpose I/O / Timer A channel 1	Dual State	Yes	Input (Hi-Z)
PTE2/TACH0	General purpose I/O / Timer A channel 0	Dual State	Yes	Input (Hi-Z)
PTE1/RxD	General purpose I/O / SCI receive data	Dual State	Yes	Input (Hi-Z)
PTE0/TxD	General purpose I/O / SCI transmit data	Dual State	Yes	Input (Hi-Z)
PTF7–PTF6	General purpose I/O	Dual State	Yes	Input (Hi-Z)
PTF5/TBCH1	General purpose I/O / Timer B channel 1	Dual State	Yes	Input (Hi-Z)

**Technical Data** 



\$0000								
$\downarrow$	I/O Registers 80 Bytes							
\$004F	00 29,000							
\$0050								
$\downarrow$	RAM 1.024 Bytes							
\$044F	1,02 1 2,000							
\$0450								
$\downarrow$	Unimplemented 176 Bytes							
\$04FF								
\$0500								
$\downarrow$	Reserved 128 Bytes							
\$057F	.20 59,00							
\$0580								
$\downarrow$	Unimplemented 640 Bytes							
\$07FF								
\$0800								
$\downarrow$	EEPROM 512 Bytes							
\$09FF	,							
\$0A00								
$\downarrow$	Unimplemented 30.208 Bytes							
\$7FFF								
\$8000								
$\downarrow$	32.256 Bytes							
\$FDFF	- , <b>,</b>							
\$FE00	SIM Break Status Register (SBSR)							
\$FE01	SIM Reset Status Register (SRSR)							
\$FE02	Reserved							
\$FE03	SIM Break Flag Control Register (SBFCR)							
\$FE04	Reserved							
↓ \$FE07	4 Bytes							
\$FE08	FLASH Control Register (FLCR)							
Eiz								



# Section 4. FLASH Memory

# 4.1 Contents

4.2	Introduction
4.3	Functional Description
4.4	FLASH Control Register
4.5	FLASH Page Erase Operation61
4.6	FLASH Mass Erase Operation
4.7	FLASH Program/Read Operation63
4.8 4.8.1	FLASH Block Protection
4.9	Wait Mode
4.10	Stop Mode

# 4.2 Introduction

This section describes the operation of the embedded FLASH memory. This memory can be read, programmed, and erased from a single external supply. The program and erase operations are enabled through the use of an internal charge pump.

# 4.3 Functional Description

The FLASH memory is an array of 32,256 bytes with an additional 48 bytes of user vectors and one byte of block protection. *An erased bit reads as logic 1 and a programmed bit reads as a logic 0*. Memory in the FLASH array is organized into two rows per page basis. For the 32K word by 8-Bit Embedded FLASH Memory, the page size is 128 bytes per

MC68HC908AB32 - Rev. 1.1
--------------------------

**Technical Data** 



FLASH Memory

Technical Data





Figure 5-1. EEPROM I/O Register Summary

# 5.4 Functional Description

The 512 bytes of EEPROM is located at \$0800–\$09FF, and can be programmed or erased without an additional external high voltage supply. The program and erase operations are enabled through the use of an internal charge pump. For each byte of EEPROM, the write/erase endurance is 10,000 cycles.

## 5.5 **EEPROM Configuration**

The 8-bit EEPROM non-volatile register (EENVR) and the 16-bit EEPROM timebase divider non-volatile register (EEDIVNVR) contain the default settings for the following EEPROM configurations:

- Security option
- Block protection
- EEPROM timebase reference

EENVR and EEDIVNVR are non-volatile, EEPROM registers. They are programmed and erased in the same way as EEPROM bytes. The contents of these registers are loaded into their respective volatile registers during a MCU reset. The values in these read/write, volatile registers define the EEPROM configurations.

For EENVR, the corresponding volatile register is the EEPROM array configuration register (EEACR).



I — Interrupt Mask

When the interrupt mask is set, all maskable CPU interrupts are disabled. CPU interrupts are enabled when the interrupt mask is cleared. When a CPU interrupt occurs, the interrupt mask is set automatically after the CPU registers are saved on the stack, but before the interrupt vector is fetched.

- 1 = Interrupts disabled
- 0 = Interrupts enabled
- **NOTE:** To maintain M6805 Family compatibility, the upper byte of the index register (H) is not stacked automatically. If the interrupt service routine modifies H, then the user must stack and unstack H using the PSHH and PULH instructions.

After the I bit is cleared, the highest-priority interrupt request is serviced first.

A return-from-interrupt (RTI) instruction pulls the CPU registers from the stack and restores the interrupt mask from the stack. After any reset, the interrupt mask is set and can be cleared only by the clear interrupt mask software instruction (CLI).

N — Negative flag

The CPU sets the negative flag when an arithmetic operation, logic operation, or data manipulation produces a negative result, setting bit 7 of the result.

- 1 = Negative result
- 0 = Non-negative result
- Z Zero flag

The CPU sets the zero flag when an arithmetic operation, logic operation, or data manipulation produces a result of \$00.

- 1 = Zero result
- 0 = Non-zero result



Source	Operation	Description			ffe C	ct on CR			ress le	ode	rand	les
					V H I N Z		z	С	Add Mod	opc	Ope	Cycl
SUB #opr SUB opr SUB opr SUB opr,X SUB opr,X SUB ,X SUB opr,SP SUB opr,SP	Subtract	A ← (A) – (M)	¢	_	_	¢	\$	¢	IMM DIR EXT IX2 IX1 IX SP1 SP2	A0 B0 C0 D0 E0 F0 9EE0 9ED0	ii dd hh II ee ff ff ee ff	2 3 4 3 2 4 5
SWI	Software Interrupt	$\begin{array}{l} PC \leftarrow (PC) + 1;  Push \; (PCL) \\ SP \leftarrow (SP) - 1;  Push \; (PCH) \\ SP \leftarrow (SP) - 1; \; Push \; (X) \\ SP \leftarrow (SP) - 1; \; Push \; (A) \\ SP \leftarrow (SP) - 1; \; Push \; (CCR) \\ SP \leftarrow (SP) - 1; \; I \leftarrow 1 \\ PCH \leftarrow \; Interrupt \; Vector \; High \; Byte \\ PCL \leftarrow \; Interrupt \; Vector \; Low \; Byte \end{array}$	_	_	1	_	_	_	INH	83		9
TAP	Transfer A to CCR	$CCR \leftarrow (A)$	€	¢	¢	€	¢	€	INH	84		2
TAX	Transfer A to X	X ← (A)	-	-	-	-	-	-	INH	97		1
TPA	Transfer CCR to A	$A \leftarrow (CCR)$	-	-	-	-	-	-	INH	85		1
TST opr TSTA TSTX TST opr,X TST ,X TST opr,SP	Test for Negative or Zero	(A) – \$00 or (X) – \$00 or (M) – \$00	0	_	_	€	€	_	DIR INH INH IX1 IX SP1	3D 4D 5D 6D 7D 9E6D	dd ff ff	3 1 3 2 4
TSX	Transfer SP to H:X	H:X ← (SP) + 1	-	-	-	-	-	-	INH	95		2
ТХА	Transfer X to A	$A \gets (X)$	-	-	-	-	-	-	INH	9F		1
TXS	Transfer H:X to SP	(SP) ← (H:X) – 1	-	-	-	-	-	-	INH	94		2

## Table 7-1. Instruction Set Summary (Continued)



# System Integration Module (SIM)

Vector Priority	Address	Vector
Lowoot	\$FFD0	ADC Conversion Complete Vector (High)
Lowest	\$FFD1	ADC Conversion Complete Vector (Low)
•	\$FFD2	Keyboard Vector (High)
<b>^</b>	\$FFD3	Keyboard Vector (Low)
	\$FFD4	SCI Transmit Vector (High)
	\$FFD5	SCI Transmit Vector (Low)
	\$FFD6	SCI Receive Vector (High)
	\$FFD7	SCI Receive Vector (Low)
	\$FFD8	SCI Error Vector (High)
	\$FFD9	SCI Error Vector (Low)
	\$FFDA	Reserved
	\$FFDB	Reserved
	\$FFDC	Reserved
	\$FFDD	Reserved
	\$FFDE	Timer B Channel 3 Vector (High)
	\$FFDF	Timer B Channel 3 Vector (Low)
	\$FFE0	Timer B Channel 2 Vector (High)
	\$FFE1	Timer B Channel 2 Vector (Low)
	\$FFE2	SPI Transmit Vector (High)
	\$FFE3	SPI Transmit Vector (Low)
	\$FFE4	SPI Receive Vector (High)
	\$FFE5	SPI Receive Vector (Low)
	\$FFE6	Timer B Overflow Vector (High)
	\$FFE7	Timer B Overflow Vector (Low)
	\$FFE8	Timer B Channel 1 Vector (High)
	\$FFE9	Timer B Channel 1 Vector (Low)
	\$FFEA	Timer B Channel 0 Vector (High)
	\$FFEB	Timer B Channel U Vector (Low)
	\$FFEC	Timer A Overflow Vector (High)
		Timer A Channel 2 Vector (Low)
	\$FFEE	Timer A Channel 3 Vector (Low)
	\$FFE0	Timer A Channel 2 Vector (Low)
	\$FFF1	Timer A Channel 2 Vector (Low)
	\$FFF2	Timer A Channel 1 Vector (Liow)
	\$FFF3	Timer A Channel 1 Vector (Low)
	\$FFF4	Timer A Channel 0 Vector (Lion)
	\$FFF5	Timer A Channel 0 Vector (Low)
	\$FFF6	Programmable Interrupt Timer (High)
	\$FFF7	Programmable Interrupt Timer (Low)
	\$FFF8	PLL Vector (High)
	\$FFF9	PLL Vector (Low)
	\$FFFA	IRQ Vector (High)
	\$FFFB	IRQ Vector (Low)
↓ I	\$FFFC	SWI Vector (High)
V	\$FFFD	SWI Vector (Low)
Highest	\$FFFE	Reset Vector (High)
riignest	\$FFFF	Reset Vector (Low)

#### Table 8-3. Vector Addresses

Technical Data



#### 10.4.5 Commands

The monitor ROM uses these commands:

- READ, read memory
- WRITE, write memory
- IREAD, indexed read
- IWRITE, indexed write
- READSP, read stack pointer
- RUN, run user program

A sequence of IREAD or IWRITE commands can access a block of memory sequentially over the full 64k-byte memory map.



#### Table 10-3. READ (Read Memory) Command



Address:	\$002C							
	Bit 7	6	5	4	3	2	1	Bit 0
Read:	CH2F	CHOIE	MSOR	MS2A	EI S2B		TOV2	СНОМАХ
Write:	0	UIZIL		NO2A	LLOZD	LLOZA	1072	ONZIVIAN
Reset:	0	0	0	0	0	0	0	0

Figure 11-11. TIMA Channel 2 Status and Control Register (TASC2)



Figure 11-12. TIMA Channel 3 Status and Control Register (TASC3)

CHxF — Channel x Flag Bit

When channel x is an input capture channel, this read/write bit is set when an active edge occurs on the channel x pin. When channel x is an output compare channel, CHxF is set when the value in the TIMA counter registers matches the value in the TIMA channel x registers.

When TIM CPU interrupt requests are enabled (CHxIE = 1), clear CHxF by reading TIMA channel x status and control register with CHxF set and then writing a logic zero to CHxF. If another interrupt request occurs before the clearing sequence is complete, then writing logic zero to CHxF has no effect. Therefore, an interrupt request cannot be lost due to inadvertent clearing of CHxF.

Reset clears the CHxF bit. Writing a logic one to CHxF has no effect.

- 1 = Input capture or output compare on channel x
- 0 = No input capture or output compare on channel x

CHxIE — Channel x Interrupt Enable Bit

This read/write bit enables TIMA CPU interrupts on channel x. Reset clears the CHxIE bit.

- 1 = Channel x CPU interrupt requests enabled
- 0 = Channel x CPU interrupt requests disabled

MC68HC908AB32 - Rev. 1.1

Technical Data



# 12.9 I/O Signals

Port F shares four pins with the TIMB and port D shares one. PTD4/TBCLK is an external clock input to the TIMB prescaler. The four TIMB channel I/O pins are PTF4/TBCH0, PTF5/TBCH1, PTF2/TBCH2, and PTF3/TBCH3.

### 12.9.1 TIMB Clock Pin

PTD4/TBCLK is an external clock input that can be the clock source for the TIMB counter instead of the prescaled internal bus clock. Select the PTD4/TBCLK input by writing logic 1s to the three prescaler select bits, PS[2:0]. See **12.10.1 TIMB Status and Control Register**. The minimum TBCLK pulse width, TBCLK<sub>LMIN</sub> or TBCLK<sub>HMIN</sub>, is:

$$\frac{1}{\text{bus frequency}} + t_{SU}$$

The maximum TBCLK frequency is:

bus frequency ÷ 2

PTD4/TBCLK is available as a general-purpose I/O pin when not used as the TIMB clock input. When the PTD4/TBCLK pin is the TIMB clock input, it is an input regardless of the state of the DDRD6 bit in data direction register D.

### 12.9.2 TIMB Channel I/O Pins

Each channel I/O pin is programmable independently as an input capture pin or an output compare pin. PTF2/TBCH2 and PTF5/TBCH1 can be configured as buffered output compare or buffered PWM pins.

# Timer Interface Module B (TIMB)

PS[2:0] — Prescaler Select Bits

These read/write bits select either the PTD4/TBCLK pin or one of the seven prescaler outputs as the input to the TIMB counter as **Table 12-2** shows. Reset clears the PS[2:0] bits.

PS2	PS1	PS0	TIM Clock Source			
0	0	0	Internal Bus Clock ÷1			
0	0	1	Internal Bus Clock ÷ 2			
0	1	0	Internal Bus Clock ÷ 4			
0	1	1	Internal Bus Clock ÷ 8			
1	0	0	Internal Bus Clock ÷ 16			
1	0	1	Internal Bus Clock ÷ 32			
1	1	0	Internal Bus Clock ÷ 64			
1	1	1	PTD4/TBCLK			

#### **Table 12-2. Prescaler Selection**

### 12.10.2 TIMB Counter Registers

The two read-only TIMB counter registers contain the high and low bytes of the value in the TIMB counter. Reading the high byte (TBCNTH) latches the contents of the low byte (TBCNTL) into a buffer. Subsequent reads of TBCNTH do not affect the latched TBCNTL value until TBCNTL is read. Reset clears the TIMB counter registers. Setting the TIMB reset bit (TRST) also clears the TIMB counter registers.

**NOTE:** If you read TBCNTH during a break interrupt, be sure to unlatch TBCNTL by reading TBCNTL before exiting the break interrupt. Otherwise, TBCNTL retains the value latched during the break.





Technical Data



# 13.5 Low-Power Modes

The WAIT and STOP instructions put the MCU in low-powerconsumption standby modes.

### 13.5.1 Wait Mode

The PIT remains active after the execution of a WAIT instruction. In wait mode the PIT registers are not accessible by the CPU. Any enabled CPU interrupt request from the PIT can bring the MCU out of wait mode.

If PIT functions are not required during wait mode, reduce power consumption by stopping the PIT before executing the WAIT instruction.

### 13.5.2 Stop Mode

The PIT is inactive after the execution of a STOP instruction. The STOP instruction does not affect register conditions or the state of the PIT counter. PIT operation resumes when the MCU exits stop mode after an external interrupt.

# 13.6 PIT During Break Interrupts

A break interrupt stops the PIT counter.

The system integration module (SIM) controls whether status bits in other modules can be cleared during the break state. The BCFE bit in the SIM break flag control register (SBFCR) enables software to clear status bits during the break state. See **8.8.3 SIM Break Flag Control Register**.

To allow software to clear status bits during a break interrupt, write a logic one to the BCFE bit. If a status bit is cleared during the break state, it remains cleared when the MCU exits the break state.

To protect status bits during the break state, write a logic zero to the BCFE bit. With BCFE at logic zero (its default state), software can read and write I/O registers during the break state without affecting status

Technical Data

MC68HC908AB32 - Rev. 1.1

Freescale Semiconductor



- Two receiver wakeup methods:
  - Idle line wakeup
  - Address mark wakeup
- Interrupt-driven operation with eight interrupt flags:
  - Transmitter empty
  - Transmission complete
  - Receiver full
  - Idle receiver input
  - Receiver overrun
  - Noise error
  - Framing error
  - Parity error
- Receiver framing error detection
- Hardware parity checking
- 1/16 bit-time noise detection



# Input/Output (I/O) Ports

Dort	Nodule Control				Din	
Port	ы	DDR	Module	Register	Control Bit	PIN
	0	DDRA0				PTA0
	1	DDRA1				PTA1
	2	DDRA2				PTA2
^	3	DDRA3				PTA3
A	4	DDRA4				PTA4
	5	DDRA5			-	PTA5
	6	DDRA6				PTA6
	7	DDRA7				PTA7
	0	DDRB0				PTB0/ATD0
	1	DDRB1				PTB1/ATD1
	2	DDRB2				PTB2/ATD2
В	3	DDRB3	400	ADSCR \$0038	ADCH[4:0]	PTB3/ATD3
	4	DDRB4	ADC			PTB4/ATD4
	5	DDRB5				PTB5/ATD5
	6	DDRB6				PTB6/ATD6
	7	DDRB7				PTB7/ATD7
	0	DDRC0				PTC0
	1	DDRC1				PTC1
С	2	DDRC2	—	DDRC \$0006	MCLKEN	PTC2/MCLK
	3	DDRC3				PTC3
	4	DDRC4	—	—	—	PTC4
	5	DDRC5				PTC5
	0	DDRD0				PTD0
	1	DDRD1				PTD1
	2	DDRD2				PTD2
	3	DDRD3				PTD3
D	4	DDRD4	ТІМВ	TBSC \$0040 PS[2:0]		PTD4/TBCLK
	5	DDRD5	—	—	—	PTD5
	6	DDRD6	TIMA	TASC \$0020	PS[2:0]	PTD6/TACLK
	7	DDRD7	—	—	—	PTD7

#### Table 17-1. Port Control Register Bits Summary (Sheet 1 of 2)

**Technical Data** 



**NOTE:** Avoid glitches on port F pins by writing to the port F data register before changing data direction register F bits from 0 to 1. Figure 17-20 shows the port F I/O logic.



Figure 17-20. Port F I/O Circuit

When DDRFx is a logic 1, reading address \$0009 reads the PTFx data latch. When DDRFx is a logic 0, reading address \$0009 reads the voltage level on the pin. The data latch can always be written, regardless of the state of its data direction bit.

 Table 17-7 summarizes the operation of the port F pins.

	PTF Bit	I/O Pin Mode	Accesses to DDRF	Accesse	es to PTF
Dit		Mode	Read/Write	Read	Write
0	X <sup>(1)</sup>	Input, Hi-Z <sup>(2)</sup>	DDRF[7:0]	Pin	PTF[7:0] <sup>(3)</sup>
1	Х	Output	DDRF[7:0]	PTF[7:0]	PTF[7:0]

 Table 17-7. Port F Pin Functions

Notes:

1. X = don't care.

2. Hi-Z = high impedance.

3. Writing affects data register, but does not affect the input.

DDRG[2:0] — Data Direction Register G Bits

These read/write bits control port G data direction. Reset clears DDRG[2:0], configuring all port G pins as inputs.

- 1 = Corresponding port G pin configured as output
- 0 = Corresponding port G pin configured as input
- **NOTE:** Avoid glitches on port G pins by writing to the port G data register before changing data direction register G bits from 0 to 1. Figure 17-24 shows the port G I/O logic.



Figure 17-24. Port G I/O Circuit

When DDRGx is a logic 1, reading address \$000A reads the PTGx data latch. When DDRGx is a logic 0, reading address \$000A reads the voltage level on the pin. The data latch can always be written, regardless of the state of its data direction bit.

 Table 17-6 summarizes the operation of the port G pins.

 Table 17-8. Port G Pin Functions

DDRG Bit	PTG Bit	I/O Pin Mode	Accesses O Pin to DDRG		s to PTG
Dit		Mode	Read/Write	Read	Write
0	X <sup>(1)</sup>	Input, Hi-Z <sup>(2)</sup>	DDRG[2:0]	Pin	PTG[2:0] <sup>(3)</sup>
1	Х	Output	DDRG[2:0]	PTG[2:0]	PTG[2:0]

Notes:

1. X = don't care.

2. Hi-Z = high impedance.

3. Writing affects data register, but does not affect the input.

**Technical Data** 



# 17.10 Port H

Port H is a 2-bit special-function port that shares all two of its pins with the keyboard interrupt (KBI) module.

## 17.10.1 Port H Data Register (PTH)

The port H data register (PTH) contains a data latch for each of the two port H pins.



i igure 17-23. i ort il Data Register (i

PTH[1:0] — Port H Data Bits

These read/write bits are software programmable. Data direction of each port H pin is under the control of the corresponding bit in data direction register H. Reset has no effect on port H data.

KBD[4:3] — The keyboard interrupt enable bits, KBIE[4:3], in the keyboard interrupt enable register (KBIER), enable the port H pins as external interrupt pins. See **Section 19. Keyboard Interrupt Module** (KBI).

## 17.10.2 Data Direction Register H (DDRH)

Data direction register H determines whether each port H pin is an input or an output. Writing logic 1 to a DDRH bit enables the output buffer for the corresponding port H pin; a logic 0 disables the output buffer.

# Input/Output (I/O) Ports



Figure 17-26. Data Direction Register H (DDRH)

DDRH[1:0] — Data Direction Register H Bits

These read/write bits control port H data direction. Reset clears DDRH[1:0], configuring all port H pins as inputs.

- 1 = Corresponding port H pin configured as output
- 0 = Corresponding port H pin configured as input
- **NOTE:** Avoid glitches on port H pins by writing to the port H data register before changing data direction register H bits from 0 to 1. Figure 17-27 shows the port H I/O logic.



Figure 17-27. Port H I/O Circuit

When DDRHx is a logic 1, reading address \$000B reads the PTHx data latch. When DDRHx is a logic 0, reading address \$000B reads the voltage level on the pin. The data latch can always be written, regardless of the state of its data direction bit.

 Table 17-6 summarizes the operation of the port H pins.

336



# **Electrical Specifications**

**Technical Data**