E·XFL



Welcome to E-XFL.COM

Embedded - Microcontrollers - Application Specific: Tailored Solutions for Precision and Performance

Embedded - Microcontrollers - Application Specific

represents a category of microcontrollers designed with unique features and capabilities tailored to specific application needs. Unlike general-purpose microcontrollers, application-specific microcontrollers are optimized for particular tasks, offering enhanced performance, efficiency, and functionality to meet the demands of specialized applications.

What Are <u>Embedded - Microcontrollers -</u> <u>Application Specific</u>?

Application charific microcontrollars are angineered to

Details

| Details | |
|-------------------------|---|
| Product Status | Obsolete |
| Applications | Automotive Mirror Control |
| Core Processor | HC08 |
| Program Memory Type | FLASH (16kB) |
| Controller Series | 908E |
| RAM Size | 512 x 8 |
| Interface | SCI, SPI |
| Number of I/O | 16 |
| Voltage - Supply | 5.5V ~ 18V |
| Operating Temperature | -40°C ~ 85°C |
| Mounting Type | Surface Mount |
| Package / Case | 54-BSSOP (0.295", 7.50mm Width) |
| Supplier Device Package | 54-SOIC |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/mm908e624acewr2 |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





PIN CONNECTIONS

Figure 3. Pin Connections

Table 1. Pin Definitions

A functional description of each pin can be found in the Functional Pin Description section beginning on page 16.

| Die | Pin | Pin Name | Formal Name | Definition |
|-----|--------------------------------------|--|-----------------------------|---|
| MCU | 1 2 6 7 8 11 | PTB7/AD7/TBCH1 PTB6/AD6/TBCH0 PTB5/AD5 PTB4/AD4 PTB3/AD3 PTB1/AD1 | Port B I/Os | These pins are special function, bidirectional I/O port pins, that are shared with other functional modules in the MCU. |
| MCU | 3 4 5 | PTC4/OSC1 PTC3/OSC2 PTC2/MCLK | Port C I/Os | These pins are special function, bidirectional I/O port pins, that are shared with other functional modules in the MCU. |
| MCU | 9 | IRQ | External Interrupt Input | This pin is an asynchronous external interrupt input pin. |
| MCU | 10 | RST | External Reset | This pin is bidirectional, allowing a reset of the entire system. It is driven low when any internal reset source is asserted. |
| MCU | 12 13 | PTD0/TACH0 PTD1/TACH1 | Port D I/Os | These pins are special function, bidirectional I/O port pins, that are shared with other functional modules in the MCU. |
| _ | 14, 15, 16, 20, 21, 22, 32, 41 | NC | No Connect | Not connected. |
| MCU | 42 | PTE1/RXD | Port E I/O | This pin is a special function, bidirectional I/O port pin, that can is shared with other functional modules in the MCU. |



Table 1. Pin Definitions (continued)

A functional description of each pin can be found in the Functional Pin Description section beginning on page <u>16</u>.

| Die | Pin | Pin Name | Formal Name | Definition |
|--------|----------------------------|---|---|--|
| MCU | 43 48 | VREFL VREFH | ADC References | These pins are the reference voltage pins for the analog-to-digital converter (ADC). |
| MCU | 44 47 | VSSA VDDA | ADC Supply Pins | These pins are the power supply pins for the analog-to-digital converter. |
| MCU | 45 46 | EVSS EVDD | MCU Power Supply Pins | These pins are the ground and power supply pins, respectively. The MCU operates from a single power supply. |
| MCU | 49 50 52 53 54 | PTA4/KBD4 PTA3/KBD3 PTA2/KBD2 PTA1/KBD1 PTA0/KBD0 | Port A I/Os | These pins are special function, bidirectional I/O port pins that are shared with other functional modules in the MCU. |
| MCU | 51 | FLSVPP | Test Pin | For test purposes only. Do not connect in the application. |
| Analog | 17 | PWMIN | Direct High Side Control Input | This pin allows the enabling and PWM control of the high side HS1 and HS2 pins. |
| Analog | 18 | RST_A | Internal Reset Output | This pin is the reset output pin of the analog die. |
| Analog | 19 | IRQ_A | Internal Interrupt Output | This pin is the interrupt output pin of the analog die indicating errors or wake-up events. |
| Analog | 23 24 | L1 L2 | Wake-Up Inputs | These pins are the wake-up inputs of the analog chip. |
| Analog | 25 26 27 | HS3 HS2 HS1 | High Side Output | These output pins are low $R_{DS(ON)}$ high side switches. |
| Analog | 31 28 | VSUP1 VSUP2 | Power Supply Pins | These pins are device power supply pins. |
| Analog | 29 | LIN | LIN Bus | This pin represents the single-wire bus transmitter and receiver. |
| Analog | 30 34 | GND AGND | Power Ground Pins | These pins are device power ground connections. |
| Analog | 33 | VDD | Voltage Regulator Output | The +5.0 V voltage regulator output pin is intended to supply the embedded microcontroller. |
| Analog | 35 | VCC | Amplifier Power Supply | This pin is the single +5.0 V power supply for the current sense operational amplifier. |
| Analog | 36 | OUT | Amplifier Output | This pin is the output of the current sense operational amplifier. |
| Analog | 37 38 | -E +E | Amplifier Inputs | These pins are the current sense operational amplifier inverted and non-inverted inputs. |
| Analog | 39 | WDCONF | Window Watchdog Configuration Pin | This input pin is for configuration of the watchdog period and allows the disabling of the watchdog. |
| Analog | 40 | RXD | LIN Transceiver Output | This pin is the output of LIN transceiver. |



STATIC ELECTRICAL CHARACTERISTICS

Table 3. Static Electrical Characteristics

All characteristics are for the analog chip only. Refer to the 68HC908EY16 data sheet for characteristics of the microcontroller chip. Characteristics noted under conditions 9.0 V \leq V_{SUP} \leq 16 V, -40 °C \leq T_J \leq 125 °C, unless otherwise noted. Typical values noted reflect the approximate parameter mean at T_A = 25°C under nominal conditions, unless otherwise noted.

| Characteristic | Symbol | Min | Тур | Max | Unit |
|---|--------------------|-----|-----|-----|------|
| SUPPLY VOLTAGE RANGE | | | | | |
| Nominal Operating Voltage | V _{SUP} | 5.5 | — | 18 | V |
| Functional Operating Voltage ⁽⁶⁾ | V _{SUPOP} | - | - | 27 | V |

SUPPLY CURRENT RANGE

| Normal Mode (7) | | | | | |
|---|--------------------|---|----|----|----|
| V _{SUP} = 13.5 V, Analog Chip in Normal Mode, MCU Operating Using Internal Oscillator at 32 MHz (8.0 MHz Bus Frequency) SPL ESCI ADC. | | | | | |
| Enabled Stop Mode ^{(7), (8)} | I _{RUN} | — | 20 | — | mA |
| V_{SUP} = 13.5 V, LIN in recessive state Sleep Mode ^{(7), (8)} | I _{STOP} | _ | 60 | 75 | μA |
| V _{SUP} = 13.5 V, LIN in recessive state | I _{SLEEP} | — | 35 | 45 | μA |

DIGITAL INTERFACE RATINGS (ANALOG DIE)

| Output Pin RST_A | | | | | |
|---|---------------------|------|-----|------|----|
| Low-state Output Voltage (I _{OUT} = -1.5 mA) | V _{OL} | _ | _ | 0.4 | V |
| High-state Output Current (V _{OUT} > 3.5 V) | I _{ОН} | _ | 250 | — | μA |
| Pull-down Current Limitation | I _{OL_MAX} | -1.5 | — | -8.0 | mA |
| Output Pin IRQ_A | | | | | V |
| Low-state Output Voltage (I _{OUT} = -1.5 mA) | V _{OL} | — | — | 0.4 | |
| High-state Output Voltage (I_{OUT} = 250 μ A) | V _{OH} | 3.85 | — | — | |
| Output Pin RXD | | | | | |
| Low-state Output Voltage (I _{OUT} = -1.5 mA) | V _{OL} | — | — | 0.4 | V |
| High-state Output Voltage (I_{OUT} = 250 μ A) | V _{OH} | 3.85 | — | — | V |
| Capacitance ⁽⁹⁾ | C _{IN} | — | 4.0 | — | pF |
| Input Pin PWMIN | | | | | |
| Input Logic Low Voltage | VIL | _ | _ | 1.5 | V |
| Input Logic High Voltage | V _{IH} | 3.5 | _ | — | V |
| Input Current | I _{IN} | -10 | — | 10 | μA |
| Capacitance ⁽⁹⁾ | C _{IN} | — | 4.0 | — | pF |
| Pin TXD, SS-Pull-up Current | I _{PU} | _ | 40 | _ | μA |

Notes

6. Device is fully functional. All functions are operating. Over-temperature may occur.

7. Total current (I_{VSUP1} + I_{VSUP2}) measured at GND pin.

- 8. Stop and Sleep mode current will increase if V_{SUP} exceeds 15 V.
- 9. This parameter is guaranteed by process monitoring but is not production tested.



Table 3. Static Electrical Characteristics (continued)

All characteristics are for the analog chip only. Refer to the 68HC908EY16 data sheet for characteristics of the microcontroller chip. Characteristics noted under conditions 9.0 V \leq V_{SUP} \leq 16 V, -40 °C \leq T_J \leq 125 °C, unless otherwise noted. Typical values noted reflect the approximate parameter mean at T_A = 25°C under nominal conditions, unless otherwise noted.

| Characteristic | Symbol | Min | Тур | Max | Unit |
|--|------------------------|------|-------|------|------|
| SYSTEM RESETS AND INTERRUPTS | · | | | | |
| Low-voltage Reset (LVR) | V _{LVRON} | | | | V |
| Threshold | | 3.6 | 4.0 | 4.4 | |
| Low-voltage Interrupt (LVI) | | | | | V |
| Threshold | V _{LVI} | 5.7 | 6.0 | 6.6 | |
| Hysteresis | V _{LVI_HYS} | — | 1.0 | | |
| High-voltage Interrupt (HVI) | | | | | |
| Threshold | V _{HVI} | 18 | 19.25 | 20.5 | V |
| Hysteresis | V _{HVI_HYS} | — | 220 | — | mV |
| VOLTAGE REGULATOR (10) | · | | | | |
| Normal Mode Output Voltage | V _{DDRUN} | | | | V |
| 2.0 mA < I _{DD} < 50 mA, 5.5 V < V _{SUP} < 27 V | | 4.75 | 5.0 | 5.25 | |
| Normal Mode Output Current Limitation (11) | I _{DDRUN} | 50 | 110 | 200 | mA |
| Dropout Voltage | V _{DDDROP} | | | | V |
| V _{SUP} = 4.9 V, I _{DD} = 50 mA | | — | 0.1 | 0.2 | |
| Stop Mode Output Voltage (12) | V _{DDSTOP} | 4.75 | 5.0 | 5.25 | V |
| Stop Mode Regulator Current Limitation | IDDSTOP | 4.0 | 8.0 | 14 | mA |
| Line Regulation | | | | | mV |
| Normal Mode, 5.5 V < V _{SUP} < 27 V, I_{DD} = 10 mA | V _{LRRUN} | — | 20 | 150 | |
| Stop Mode, 5.5 V < V _{SUP} < 27 V, I _{DD} = 2.0 mA | V _{LRSTOP} | — | 10 | 100 | |
| Load Regulation | | | | | mV |
| Normal Mode, 1.0 mA < I_{DD} < 50 mA, V_{SUP} = 18 V | V _{LRRUN} | — | 40 | 150 | |
| Stop Mode, 1.0 mA < I_{DD} < 5.0 mA, V_{SUP} = 18 V | V _{LDSTOP} | — | 40 | 150 | |
| Over-temperature Prewarning (Junction) ⁽¹³⁾ | T _{PRE} | 120 | 135 | 160 | °C |
| Thermal Shutdown Temperature (Junction) (13) | T _{SD} | 155 | 170 | _ | °C |
| Temperature Threshold Difference | $\Delta T_{SD}T_{PRE}$ | | | | °C |
| T _{SD} -T _{PRE} | | 20 | 30 | 45 | |

Notes

Specification with external capacitor 2.0 μ F < C < 10 μ F and 200 m $\Omega \le$ ESR \le 10 Ω . Capacitor value up to 47 μ F can be used. 10.

Total V_{DD} regulator current. A 5.0 mA current for current sense operational amplifier is included. Digital output supplied from VDD. 11.

When switching from Normal to Stop mode or from Stop mode to Normal mode, the output voltage can vary within the output voltage 12. specification.

13. This parameter is guaranteed by process monitoring but not production tested



Table 3. Static Electrical Characteristics (continued)

All characteristics are for the analog chip only. Refer to the 68HC908EY16 data sheet for characteristics of the microcontroller chip. Characteristics noted under conditions 9.0 V \leq V_{SUP} \leq 16 V, -40 °C \leq T_J \leq 125 °C, unless otherwise noted. Typical values noted reflect the approximate parameter mean at T_A = 25°C under nominal conditions, unless otherwise noted.

| Characteristic | Symbol | Min | Тур | Max | Unit |
|--|---------------------|------|-----|----------------------|------|
| HIGH SIDE OUTPUT HS3 | | | | | |
| Switch On Resistance | R _{DS(ON)} | | | | Ω |
| T_J = 25 °C, I _{LOAD} = 50 m A, V _{SUP} > 9.0 V | | _ | _ | 7.0 | |
| $T_{\rm J}$ = 125 °C, I _{LOAD} = 50 mA, V _{SUP} > 9.0 V | | — | — | 10 | |
| T _J = 125 °C, I _{LOAD} = 30 mA, 5.5 V < V _{SUP} > 9.0 V | | — | — | 14 | |
| Output Current Limitation | I _{LIM} | 60 | 100 | 200 | mA |
| Over-temperature Shutdown ^{(17), (18)} | T _{HSSD} | 155 | _ | 190 | °C |
| Leakage Current | I _{LEAK} | — | — | 10 | μA |
| CURRENT SENSE OPERATIONAL AMPLIFIER | | | | | |
| Rail-to-Rail Input Voltage | V _{IMC} | -0.1 | — | V _{CC} +0.1 | V |
| Output Voltage Range | | | | | V |
| Output Current ±1.0 mA | V _{OUT1} | 0.1 | — | V _{CC} -0.1 | |
| Output Current ±5.0 mA | V _{OUT2} | 0.3 | — | V _{CC} -0.3 | |
| Input Bias Current | I _B | — | — | 250 | nA |
| Input Offset Current | I _O | -100 | — | 100 | nA |
| Input Offset Voltage | V _{IO} | -25 | — | 25 | mV |
| L1 AND L2 INPUTS | | | | | |
| Low Detection Threshold | V _{THL} | | | | V |
| 5.5 V < V _{SUP} < 6.0 V | | 2.0 | 2.5 | 3.0 | |
| 6.0 V < V _{SUP} < 18 V | | 2.5 | 3.0 | 3.5 | |
| 18 V < V _{SUP} < 27 V | | 2.7 | 3.2 | 3.7 | |
| High Detection Threshold | V _{THH} | | | | V |
| 5.5 V < V _{SUP} < 6.0 V | | 2.7 | 3.3 | 3.8 | |
| 6.0 V < V _{SUP} < 18 V | | 3.0 | 4.0 | 4.5 | |
| 18 V < V _{SUP} < 27 V | | 3.5 | 4.2 | 4.7 | |
| Hysteresis | V _{HYS} | | | | V |
| 5.5 V < V _{SUP} < 27 V | | 0.5 | — | 1.3 | |
| Input Current | I _{IN} | | | | μA |
| -0.2 V < V _{IN} < 40 V | | -10 | — | 10 | |

Notes

17. This parameter is guaranteed by process monitoring but it is not production tested

18. When over-temperature occurs, switch is turned off and latched off. Flag is set in SPI.



Table 4. Dynamic Electrical Characteristics (continued)

All characteristics are for the analog chip only. Please refer to the 68HC908EY16 data sheet for characteristics of the microcontroller chip. Characteristics noted under conditions 9.0 V \leq V_{SUP} \leq 16 V, -40 °C \leq T_J \leq 125 °C, unless otherwise noted. Typical values noted reflect the approximate parameter mean at T_A = 25 °C under nominal conditions, unless otherwise noted.

| Characteristic | Symbol | Min | Тур | Max | Unit | | | |
|---|--------|-----|-----|-----|------|--|--|--|
| CURRENT SENSE OPERATIONAL AMPLIFIER | | | | | | | | |
| Supply Voltage Rejection Ratio ⁽²⁹⁾ | SVR | 60 | _ | — | dB | | | |
| Common Mode Rejection Ratio ⁽²⁹⁾ | CMR | 70 | _ | — | dB | | | |
| Gain Bandwidth ⁽²⁹⁾ | GBP | 1.0 | - | — | MHz | | | |
| Slew Rate | SR | 0.5 | | — | V/µs | | | |
| Phase Margin (for Gain = 1, Load 100 pF/ 5.0 k Ω ⁽²⁹⁾ | PHMO | 40 | | — | o | | | |
| Open Loop Gain | OLG | _ | 85 | _ | dB | | | |

Notes

29. This parameter is guaranteed by process monitoring but it is not production tested.

MICROCONTROLLER PARAMETRICS

Table 5. Microcontroller

For a detailed microcontroller description, refer to the MC68HC908EY16 data sheet.

| Module | Description |
|--------|---|
| Core | High-Performance HC08 Core with a Maximum Internal Bus Frequency of 8.0 MHz |
| Timer | Two 16-Bit Timers with 2 Channels (TIM A and TIM B) |
| Flash | 16 K Bytes |
| RAM | 512 Bytes |
| ADC | 10-Bit Analog-to-Digital Converter |
| SPI | SPI Module |
| ESCI | Standard Serial Communication Interface (SCI) Module Bit-Time Measurement Arbitration Prescaler with Fine Baud-Rate Adjustment |
| ICG | Internal Clock Generation Module |

TIMING DIAGRAMS



Note Waveform in accordance with ISO7637 Part 1, Test Pulses 1, 2, 3a, and 3b.

Figure 4. Test Circuit for Transient Test Pulses













Figure 7. LIN Timing Measurements for Slow Slew Rate









Note If the operational amplifier is not used, it is possible to connect all pins (E+, E-, OUT and VCC) to GND. In this case, all of the four pins must be grounded.

+5.0 V VOLTAGE REGULATOR OUTPUT PIN (VDD)

The VDD pin is needed to place an external capacitor to stabilize the regulated output voltage. The VDD pin is intended to supply the embedded microcontroller. The pin is protected against shorts to GND with an integrated current limit (temperature shutdown could occur).

Important The VDD, EVDD, VDDA, and VREFH pins must be connected together.

VOLTAGE REGULATOR AND CURRENT SENSE AMPLIFIER GROUND PIN (AGND)

The AGND pin is the ground pin of the voltage regulator and the current sense operational amplifier.

Important GND, AGND, VSS, EVSS, VSSA, and VREFL pins must be connected together.

NO CONNECT PINS (NC)

The NC pins are not connected internally.

Note Each of the NC pins can be left open or connected to ground (recommended).



Table 6. Operating Modes Overview

| Device Mode | Voltage Regulator | Wake-up Capabilities | RST_A Output | Watchdog Function | HS1, HS2, and HS3 | LIN Interface | Sense Amplifier |
|-------------------|--|--|-----------------|----------------------------------|----------------------|---|--------------------|
| Reset | V_{DD} ON | N/A | LOW | Disabled | Disabled | Recessive only | Not active |
| Normal Request | V _{DD} ON | N/A | HIGH | 150 ms time out if WD enabled | Enabled | Transmit and receive | Not active |
| Normal (Run) | V _{DD} ON | N/A | HIGH | Window WD if enabled | Enabled | Transmit and receive | Active |
| Stop | V _{DD} ON with limited current capability | LIN wake-up, L1, L2 state change, SS rising edge | HIGH | Disabled | Disabled | Recessive state with wake-up capability | Not active |
| Sleep | V _{DD} OFF | LIN wake-up L1, L2 state change | LOW | Disabled | Disabled | Recessive state with wake-up capability | Not active |

INTERRUPTS

In Normal (Run) mode the 908E624 has four different interrupt sources. An interrupt pulse on the $\overline{IRQ}A$ pin is generated to report a fault to the MCU. All interrupts are not maskable and cannot be disabled.

After an Interrupt the INTSRC bit in the SPI Status register is set, indicating the source of the event. This interrupt source information is only transferred once, and the INTSRC bit is cleared automatically.

Low-Voltage Interrupt

Low-voltage interrupt (LVI) is related to external supply voltage VSUP1. If this voltage falls below the LVI threshold, it will set the LVF bit in the SPI Status register and an interrupt will be initiated. The LVF bit remains set as long as the Lowvoltage condition is present.

During Sleep and Stop mode the low-voltage interrupt circuitry is disabled.

High-voltage Interrupt

High-voltage interrupt (HVI) is related to external supply voltage VSUP1. If this voltage rises above the HVI threshold, it will set the HVF bit in the SPI Status register and an interrupt will be initiated. The HVF bit remains set as long as the high-voltage condition is present.

During Sleep and Stop mode the high-voltage interrupt circuitry is disabled.

Wake-up Interrupts

In Stop mode the IRQ_A pin reports wake-up events on the L1, L2, or the LIN bus to the MCU. All wake-up interrupts are not maskable and cannot be disabled.

After a wake-up interrupt, the INTSRC bit in the Serial Peripheral Interface (SPI) Status register is set, indicating the source of the event. This wake-up source information is only transferred once, and the INTSRC bit is cleared automatically.

Figure 12, page 21, describes the Stop/Wake-up procedure.

Voltage Regulator Temperature Prewarning (VDDT)

Voltage regulator temperature prewarning (VDDT) is generated if the voltage regulator temperature is above the T_{PRE} threshold. It will set the VDDT bit in the SPI Status register and an interrupt will be initiated. The VDDT bit remains set as long as the error condition is present.

During Sleep and Stop mode the voltage regulator temperature prewarning circuitry is disabled.

High Side Switch Thermal Shutdown (HSST)

The high side switch thermal shutdown HSST is generated if one of the high side switches HS1:HS3 is above the HSST threshold, it will shutdown all high side switches, set the HSST flag in the SPI Status register and an interrupt will be initiated. The HSST bit remains set as long as the error condition is present.

During Sleep and Stop mode the high side switch thermal shutdown circuitry is disabled.

NP

The LIN pin offers high susceptibility immunity level from external disturbance, guaranteeing communication during external disturbance.

The LIN transmitter circuitry is enabled in Normal and Normal Request mode.

An over-current condition (e.g. LIN bus short to $V_{\text{BAT}})$ or a over-temperature in the output low side FET will shutdown

the transmitter and set the LINFAIL flag in the SPI Status Register.

For improved performance and safe behavior in case of LIN bus short to Ground or LIN bus leakage during low power mode the internal pull-up resistor on the LIN pin can be disconnected, with the LIN-PU bit in the SPI Control Register, and a small current source keeps the LIN bus at recessive level. In case of a LIN bus short to GND, this feature will reduce the current consumption in STOP and SLEEP modes.



Figure 15. LIN Interface

TXD Pin

The TXD pin is the MCU interface to control the state of the LIN transmitter (see Figure 2, page 2). When TXD is LOW, the LIN pin is low (dominant state). When TXD is HIGH, the LIN output MOSFET is turned off (recessive state). The TXD pin has an internal pull-up current source in order to set the LIN bus to recessive state in the event, for instance, the microcontroller could not control it during system power-up or power-down.

RXD Pin

The RXD transceiver pin is the MCU interface, which reports the state of the LIN bus voltage. LIN HIGH (recessive state) is reported by a high level on RXD, LIN LOW (dominant state) by a low level on RXD.

STOP Mode and Wake-up Feature

During STOP mode operation the transmitter of the physical layer is disabled. In case the bit LIN-PU was set in the Stop mode sequence the internal pull-up resistor is disconnected from VSUP and a small current source keeps the LIN pin in recessive state. The receiver is still active and able to detect wake-up events on the LIN bus line.

A dominant level longer than t_{PROPWL} followed by an rising edge will generate a wake-up interrupt and set the LINWF flag in the SPI Status Register. Also see Figure 9, page <u>15</u>.

SLEEP Mode and Wake-up Feature

During SLEEP mode operation the transmitter of the physical layer is disabled. In case the bit LIN-PU was set in the Sleep mode sequence the internal pull-up resistor is



LOGIC COMMANDS AND REGISTERS

908E624 SPI INTERFACE AND CONFIGURATION

The serial peripheral interface creates the communication link between the microcontroller and the analog die of the 908E624.

- The interface consists of four pins (see Figure 17):
- SS—Slave Select

- · MOSI-Master-Out Slave-In
- MISO—Master-In Slave-Out
- SPSCK—Serial Clock

A complete data transfer via the SPI consists of 1 byte. The master sends 8 bits of control information and the slave replies with 8 bits of status data.



During the inactive phase of the \overline{SS} (HIGH), the new data transfer is prepared.

The falling edge of the \overline{SS} indicates the start of a new data transfer and puts the MISO in the low-impedance state and latches the analog status data (Register read data).

With the rising edge of the SPI clock, SPSCK the data is moved to MISO/MOSI pins. With the falling edge of the SPI clock SPSCK the data is sampled by the Receiver.

The data transfer is only valid if exactly 8 sample clock edges are present in the active (low) phase of \overline{SS} .

The rising edge of the slave select \overline{SS} indicates the end of the transfer and latches the write data (MOSI) into the register The \overline{SS} high forces MISO to the high-impedance state.

SPI REGISTER OVERVIEW

<u>Table 7</u> summarizes the SPI Register bit meaning, reset value, and bit reset condition.



Stop Mode Sequence

The Stop command, as shown in <u>Table 12</u>, must be sent twice.

Table 12. Stop Command Bits

| LINSL2 | LINSL1 | LIN-PU | HS3ON | HS2ON | HS10N | MODE2 | MODE1 |
|--------|--------|--------|-------|-------|-------|-------|-------|
| 1 | 1 | 0/1 | 0 | 0 | 0 | 0 | 1 |

SPI Status Register (Read)

Table 13 shows the SPI Status register bits by name.

Table 13. Control Bits Function (Read Operation)

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|--------|------------------------|-----|----------------------|------|------|----|----|
| INTSRC | LINWU or LINFAIL | HVF | LVF or BATFAIL | VDDT | HSST | L2 | L1 |

INTSCR—Register Content Flags or Interrupt Source

This bit indicates if the register contents reflect the flags or an interrupt/wake-up interrupt source.

- 1 = D6:D0 reflects the interrupt or wake-up source.
- 0 = No interrupt occurred. Other SPI bits report real time status.

LINWU/LINFAIL—LIN Status Flag Bit

This bit indicates a LIN wake-up condition.

- 1 = LIN bus wake-up occurred or LIN over-current/overtemperature occurred.
- 0 = No LIN bus wake-up occurred.

In case of a LIN over-current/over-temperature condition the LIN transmitter is disabled. To reenable the LIN transmitter, the error condition must be GONE and the LINWU/LINFAIL flag must be cleared.

The flag is cleared by reading the flag when it is set (SPI command).

HVF — High-voltage Flag Bit

This flag is set on an over-voltage (VSUP1) condition.

- 1 = High-voltage condition has occurred.
- 0 = no High-voltage condition.

LVF/BATFAIL—Low-voltage Flag Bit

This flag is set on an under-voltage (VSUP1) condition.

- 1 = Low-voltage condition has occurred.
- 0 = No low-voltage condition.

VDDT—Voltage Regulator Status Flag Bit

This flag is set as prewarning in case of an overtemperature condition on the voltage regulator.

- 1 = Voltage regulator over-temperature condition, prewarning.
- 0 = No over-temperature detected.

HSST—High Side Status Flag Bit

This flag is set on over-temperature conditions on one of the high side outputs.

- 1 = HSx off due to over-temperature.
- 0 = No over-temperature.

In case one of the high sides has an over-temperature condition all high side switches are disabled.

To reenable the high side switches, the flags have to be cleared, by reading the flag when it is set and by writing a one to high side HSxON bit (two SPI commands are necessary).

L2:L1—Wake-up Inputs L1, L2 Status Flag Bit

These flags reflect the status of the L2 and L1 input pins and indicate the wake-up source.

- 1 = L2:L1 input high or wake-up by L2:L1 (first register read after wake-up indicated with INTSRC = 1).
- 0 = L2:L1 input low.



TYPICAL APPLICATIONS

DEVELOPMENT SUPPORT

As the 908E624 has the MC68HC908EY16 MCU embedded typically all the development tools available for the MCU also apply for this device, however due to the fact of the additional analog die circuitry and the nominal +12 V supply voltage some additional items have to be considered:

- nominal 12 V rather than 5.0 or 3.0 V supply
- high voltage V_{TST} might be applied not only to IRQ pin, but IRQ_A pin
- MCU monitoring (Normal request timeout) has to be disabled

For a detailed information on the MCU related development support see the MC68HC908EY16 data sheet - section development support.

The programming is principally possible at two stages in the manufacturing process — first on chip level, before the IC is soldered onto a PCB board and second after the IC is soldered onto the PCB board.

Chip Level Programming

On Chip level the easiest way is to only power the MCU with +5.0 V (see <u>Figure 18</u>) and not to provide the analog chip with VSUP, in this setup all the analog pin should be left open (e.g. VSUP[1:2]) and interconnections between MCU and analog die have to be separated (e.g. IRQ - IRQ A).

This mode is well described in the MC68HC908EY16 data sheet - section development support.



Figure 18. Normal Monitor Mode Circuit (MCU only)

Of course it is also possible to supply the whole system with VSUP (12 V) instead as described in Figure 19, page 29.



EMC/EMI RECOMMENDATIONS

This paragraph gives some device specific recommendations to improve EMC/EMI performance. Further generic design recommendations can be found on the Freescale website: www.freescale.com.

VSUP Pins (VSUP1 and VSUP2)

Its recommended to place a high quality ceramic decoupling capacitor close to the VSUP pins to improve EMC/EMI behavior.

LIN Pin

For DPI (Direct Power Injection) and ESD (Electro Static Discharge) it is recommended to place a high quality ceramic decoupling capacitor near the LIN pin. An additional varistor will further increase the immunity against ESD. A ferrite in the LIN line will suppress some of the noise induced.

Voltage Regulator Output Pins (VDD and AGND)

Use a high quality ceramic decoupling capacitor to stabilize the regulated voltage.

MCU Digital Supply Pins (EVDD and EVSS)

Fast signal transitions on MCU pins place high, short duration current demands on the power supply. To prevent noise problems, take special care to provide power supply bypassing at the MCU. It is recommended that a high quality ceramic decoupling capacitor be placed between these pins.

MCU Analog Supply Pins (VREFH, VDDA, VREFL, and VSSA)

To avoid noise on the analog supply pins it is important to take special care on the layout. The MCU digital and analog supplies should be tied to the same potential via separate traces and connected to the voltage regulator output.

<u>Figure 20</u> and <u>Figure 21</u> show the recommendations on schematics and layout level and <u>Table 15</u> indicates recommended external components and layout considerations.



Figure 20. EMC/EMI Recommendations



PACKAGING

PACKAGING DIMENSIONS

Important For the most current revision of the package, visit <u>www.freescale.com</u> and do a keyword search on the 98ASA99294D drawing number below. Dimensions shown are provided for reference ONLY.



| © FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. | MECHANICA | LOUTLINE | PRINT VERSION NOT TO SCALE | | |
|---|-----------|--------------|----------------------------|-------------|--|
| TITLE: | PITCH | DOCUMENT NO |): 98ASA99294D | REV: B | |
| 54LD SOIC W/B, 0.65 | | CASE NUMBER | 8: 1365–01 | 12 APR 2005 | |
| CASE-OUTLINE | | STANDARD: NO | N-JEDEC | | |

EW SUFFIX (Pb-FREE) 54-Pin SOIC WIDE BODY 98ASA99294D ISSUE B







SECTION B-B

| © FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. | MECHANICA | LOUTLINE | PRINT VERSION NOT TO SCALE | | |
|---|-----------|--------------------------|----------------------------|-------------|--|
| TITLE: | PITCH | DOCUMENT NO: 98ASA99294D | | REV: B | |
| 54LD SOIC W/B, 0.65 | | CASE NUMBER | 8: 1365–01 | 12 APR 2005 | |
| CASE-00TEINE | | STANDARD: NO | N-JEDEC | | |

EW SUFFIX (Pb-FREE) 54-Pin SOIC WIDE BODY 98ASA99294D ISSUE B





Figure 22. Surface Mount for SOIC Wide Body Non-exposed Pad

Device on Thermal Test Board

Material:Single layer printed circuit board
FR4, 1.6 mm thickness
Cu traces, 0.07 mm thicknessOutline:80 mm x 100 mm board area,
including edge connector for thermal
testingArea A:Cu heat-spreading areas on board
surfaceAmbient Conditions:Natural convection, still air

Table 17. Thermal Resistance Performance

| Pin | Area A (mm ²) | 1 = Power Chip, 2 = Logic Chip (°C/W) | | | | |
|--------------------|------------------------------|---------------------------------------|--|-----------------|--|--|
| Resistance | | m = 1, n = 1 | <i>m</i> = 1, n = 2 <i>m</i> = 2, n = 1 | m = 2, n = 2 | | |
| R _{θJAmn} | 0 | 58 | 48 | 53 | | |
| | 300 | 56 | 46 | 51 | | |
| | 600 | 54 | 45 | 50 | | |

 $R_{\theta JA\textit{mn}}$ is the thermal resistance between die junction and ambient air.

This device is a dual die package. Index m indicates the die that is heated. Index n refers to the number of the die where the junction temperature is sensed.



REVISION HISTORY

| REVISION | DATE | DESCRIPTION OF CHANGES | | |
|----------|--------|--|--|--|
| 7.0 | 5/2006 | Implemented Revision History page | | |
| | | Added Pb-Free package option (Suffix EW) and higher Soldering temperature | | |
| | | • Added "Y" temperature (T _J -40°C to 125°C) code option (MM908E624AYEW) and updated condi- | | |
| | | tion statement for Static and Dynamic Electrical Characteristics | | |
| | | Corrected <u>Figure 11, Operating Modes and Transitions</u> ("STOP command" for transition from Nor- mal to Stop state) | | |
| | | Updated Figure 21, PCB Layout Recommendations, comment NC Pin used for signal routing | | |
| | | Updated Table <u>15. Component Value Recommendation</u> | | |
| | | Corrected Figure 23, Device on Thermal Test Board | | |
| | | Removed reference to Note 11, Voltage Regulator - Dropout Voltage | | |
| | | Added comment "LIN in recessive state" to Supply Current Range in Stop Mode and Sleep Mode | | |
| | | Updated format to match current data sheet standard. | | |
| | | Added Figure 10. Power On Reset and Normal Request Timeout Timing | | |
| | | Added LIN P/L details | | |
| | | Made clarifications on Max Ratings Table for T_A and T_J Thermal Ratings and the accompanying Note | | |
| 8.0 | 3/2007 | Removed "Advance Information" watermark from first page. | | |
| 9.0 | 9/2010 | Changed Peak Package Reflow Temperature During Reflow ⁽³⁾⁽⁵⁾ description. | | |
| | | Added note ⁽⁵⁾ | | |
| 10.0 | 8/2011 | Deleted MM908E624ACDWB/R2 | | |
| | | Added MM908E624ACPEW/R2 and MM908E624AYPEW/R2 | | |
| | | Update Freescale form and style. | | |
| | | Updated package drawing | | |
| 11.0 | 4/2012 | Removed part number MM908E624ACEW/ R2 and MM908E624AYEW/ R2. | | |
| | | Update Freescale form and style. | | |



How to Reach Us:

Home Page: freescale.com

Web Support: freescale.com/support Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: http://www.reg.net/v2/webservices/Freescale/Docs/TermsandConditions.htm

Freescale, the Freescale logo, AltiVec, C-5, CodeTest, CodeWarrior, ColdFire, C-Ware, Energy Efficient Solutions logo, mobileGT, PowerQUICC, QorlQ, Qorivva, StarCore, and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, ColdFire+, CoreNet, Flexis, MagniV, MXC, Platform in a Package, Processor expert, QorlQ Qonverge, QUICC Engine, Ready Play, SMARTMOS, TurboLink, Vybrid, and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2012 Freescale Semiconductor, Inc.



Document Number: MM908E624 Rev. 11.0 4/2012