



Welcome to [E-FL.COM](https://www.e-fl.com)

**Embedded - Microcontrollers - Application Specific**: Tailored Solutions for Precision and Performance

**Embedded - Microcontrollers - Application Specific** represents a category of microcontrollers designed with unique features and capabilities tailored to specific application needs. Unlike general-purpose microcontrollers, application-specific microcontrollers are optimized for particular tasks, offering enhanced performance, efficiency, and functionality to meet the demands of specialized applications.

**What Are Embedded - Microcontrollers - Application Specific?**

Application specific microcontrollers are engineered to

#### Details

Product Status	Obsolete
Applications	Automotive Mirror Control
Core Processor	HC08
Program Memory Type	FLASH (16kB)
Controller Series	908E
RAM Size	512 x 8
Interface	SCI, SPI
Number of I/O	16
Voltage - Supply	5.5V ~ 18V
Operating Temperature	-40°C ~ 125°C
Mounting Type	Surface Mount
Package / Case	54-BSSOP (0.295", 7.50mm Width)
Supplier Device Package	54-SOIC
Purchase URL	<a href="https://www.e-fl.com/product-detail/nxp-semiconductors/mm908e624ayewr2">https://www.e-fl.com/product-detail/nxp-semiconductors/mm908e624ayewr2</a>

**Table 1. Pin Definitions (continued)**

A functional description of each pin can be found in the [Functional Pin Description](#) section beginning on page [16](#).

Die	Pin	Pin Name	Formal Name	Definition
MCU	43 48	VREFL VREFH	ADC References	These pins are the reference voltage pins for the analog-to-digital converter (ADC).
MCU	44 47	VSSA VDDA	ADC Supply Pins	These pins are the power supply pins for the analog-to-digital converter.
MCU	45 46	EVSS EVDD	MCU Power Supply Pins	These pins are the ground and power supply pins, respectively. The MCU operates from a single power supply.
MCU	49 50 52 53 54	PTA4/KBD4 PTA3/KBD3 PTA2/KBD2 PTA1/KBD1 PTA0/KBD0	Port A I/Os	These pins are special function, bidirectional I/O port pins that are shared with other functional modules in the MCU.
MCU	51	FLSVPP	Test Pin	For test purposes only. Do not connect in the application.
Analog	17	PWMIN	Direct High Side Control Input	This pin allows the enabling and PWM control of the high side HS1 and HS2 pins.
Analog	18	RST_A	Internal Reset Output	This pin is the reset output pin of the analog die.
Analog	19	IRQ_A	Internal Interrupt Output	This pin is the interrupt output pin of the analog die indicating errors or wake-up events.
Analog	23 24	L1 L2	Wake-Up Inputs	These pins are the wake-up inputs of the analog chip.
Analog	25 26 27	HS3 HS2 HS1	High Side Output	These output pins are low $R_{DS(ON)}$ high side switches.
Analog	31 28	VSUP1 VSUP2	Power Supply Pins	These pins are device power supply pins.
Analog	29	LIN	LIN Bus	This pin represents the single-wire bus transmitter and receiver.
Analog	30 34	GND AGND	Power Ground Pins	These pins are device power ground connections.
Analog	33	VDD	Voltage Regulator Output	The +5.0 V voltage regulator output pin is intended to supply the embedded microcontroller.
Analog	35	VCC	Amplifier Power Supply	This pin is the single +5.0 V power supply for the current sense operational amplifier.
Analog	36	OUT	Amplifier Output	This pin is the output of the current sense operational amplifier.
Analog	37 38	-E +E	Amplifier Inputs	These pins are the current sense operational amplifier inverted and non-inverted inputs.
Analog	39	WDCONF	Window Watchdog Configuration Pin	This input pin is for configuration of the watchdog period and allows the disabling of the watchdog.
Analog	40	RXD	LIN Transceiver Output	This pin is the output of LIN transceiver.

**Table 2. Maximum Ratings (continued)**

All voltages are with respect to ground unless otherwise noted. Exceeding limits on any pin may cause permanent damage to the device.

Rating	Symbol	Value	Unit
<b>THERMAL RATINGS</b>			
Package Operating Ambient Temperature <sup>(4)</sup> MM908E624ACPEW MM908E624AYPEW	$T_A$	-40 to 85 -40 to 125	°C
Operating Junction Temperature <sup>(2)(4)</sup> MM908E624ACPEW MM908E624AYPEW	$T_J$	-40 to 125 -40 to 125	°C
Storage Temperature	$T_{STG}$	-40 to 150	°C
Peak Package Reflow Temperature During Reflow <sup>(3)(5)</sup>	$T_{PPRT}$	Note 5	°C

Notes

- The temperature of analog and MCU die is strongly linked via the package, but can differ in dynamic load conditions, usually because of higher power dissipation of the analog die. The analog die junction temperature must not exceed 150°C under these conditions.
- Pin soldering temperature is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device.
- Independent of  $T_A$ , device parametrics are only guaranteed for  $-40 < T_J < 125$  °C. Please see note 2.  $T_J$  is a factor of power dissipation, package thermal resistance, and available heat sinking.
- Freescale's Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For Peak Package Reflow Temperature and Moisture Sensitivity Levels (MSL), Go to [www.freescale.com](http://www.freescale.com), search by part number [e.g. remove prefixes/suffixes and enter the core ID to view all orderable parts. (i.e. MC33xxx enter 33xxx), and review parametrics.

**Table 3. Static Electrical Characteristics (continued)**

All characteristics are for the analog chip only. Refer to the 68HC908EY16 data sheet for characteristics of the microcontroller chip. Characteristics noted under conditions  $9.0\text{ V} \leq V_{\text{SUP}} \leq 16\text{ V}$ ,  $-40\text{ }^\circ\text{C} \leq T_{\text{J}} \leq 125\text{ }^\circ\text{C}$ , unless otherwise noted. Typical values noted reflect the approximate parameter mean at  $T_{\text{A}} = 25\text{ }^\circ\text{C}$  under nominal conditions, unless otherwise noted.

Characteristic	Symbol	Min	Typ	Max	Unit
<b>SYSTEM RESETS AND INTERRUPTS</b>					
Low-voltage Reset (LVR) Threshold	$V_{\text{LVRON}}$	3.6	4.0	4.4	V
Low-voltage Interrupt (LVI) Threshold	$V_{\text{LVI}}$	5.7	6.0	6.6	V
LVI Hysteresis	$V_{\text{LVI\_HYS}}$	—	1.0	—	
High-voltage Interrupt (HVI) Threshold	$V_{\text{HVI}}$	18	19.25	20.5	V
HVI Hysteresis	$V_{\text{HVI\_HYS}}$	—	220	—	mV
<b>VOLTAGE REGULATOR <sup>(10)</sup></b>					
Normal Mode Output Voltage $2.0\text{ mA} < I_{\text{DD}} < 50\text{ mA}$ , $5.5\text{ V} < V_{\text{SUP}} < 27\text{ V}$	$V_{\text{DDRUN}}$	4.75	5.0	5.25	V
Normal Mode Output Current Limitation <sup>(11)</sup>	$I_{\text{DDRUN}}$	50	110	200	mA
Dropout Voltage $V_{\text{SUP}} = 4.9\text{ V}$ , $I_{\text{DD}} = 50\text{ mA}$	$V_{\text{DDDROP}}$	—	0.1	0.2	V
Stop Mode Output Voltage <sup>(12)</sup>	$V_{\text{DDSTOP}}$	4.75	5.0	5.25	V
Stop Mode Regulator Current Limitation	$I_{\text{DDSTOP}}$	4.0	8.0	14	mA
Line Regulation Normal Mode, $5.5\text{ V} < V_{\text{SUP}} < 27\text{ V}$ , $I_{\text{DD}} = 10\text{ mA}$ Stop Mode, $5.5\text{ V} < V_{\text{SUP}} < 27\text{ V}$ , $I_{\text{DD}} = 2.0\text{ mA}$	$V_{\text{LRRUN}}$ $V_{\text{LRSTOP}}$	— —	20 10	150 100	mV
Load Regulation Normal Mode, $1.0\text{ mA} < I_{\text{DD}} < 50\text{ mA}$ , $V_{\text{SUP}} = 18\text{ V}$ Stop Mode, $1.0\text{ mA} < I_{\text{DD}} < 5.0\text{ mA}$ , $V_{\text{SUP}} = 18\text{ V}$	$V_{\text{LRRUN}}$ $V_{\text{LDSTOP}}$	— —	40 40	150 150	mV
Over-temperature Prewarning (Junction) <sup>(13)</sup>	$T_{\text{PRE}}$	120	135	160	$^\circ\text{C}$
Thermal Shutdown Temperature (Junction) <sup>(13)</sup>	$T_{\text{SD}}$	155	170	—	$^\circ\text{C}$
Temperature Threshold Difference $T_{\text{SD}} - T_{\text{PRE}}$	$\Delta T_{\text{SD}} - T_{\text{PRE}}$	20	30	45	$^\circ\text{C}$

Notes

- Specification with external capacitor  $2.0\text{ }\mu\text{F} < C < 10\text{ }\mu\text{F}$  and  $200\text{ m}\Omega \leq \text{ESR} \leq 10\text{ }\Omega$ . Capacitor value up to  $47\text{ }\mu\text{F}$  can be used.
- Total  $V_{\text{DD}}$  regulator current. A  $5.0\text{ mA}$  current for current sense operational amplifier is included. Digital output supplied from  $V_{\text{DD}}$ .
- When switching from Normal to Stop mode or from Stop mode to Normal mode, the output voltage can vary within the output voltage specification.
- This parameter is guaranteed by process monitoring but not production tested

**Table 3. Static Electrical Characteristics (continued)**

All characteristics are for the analog chip only. Refer to the 68HC908EY16 data sheet for characteristics of the microcontroller chip. Characteristics noted under conditions  $9.0\text{ V} \leq V_{\text{SUP}} \leq 16\text{ V}$ ,  $-40\text{ }^\circ\text{C} \leq T_J \leq 125\text{ }^\circ\text{C}$ , unless otherwise noted. Typical values noted reflect the approximate parameter mean at  $T_A = 25\text{ }^\circ\text{C}$  under nominal conditions, unless otherwise noted.

Characteristic	Symbol	Min	Typ	Max	Unit
<b>WINDOW WATCHDOG CONFIGURATION PIN (WDCONF)</b>					
External Resistor Range	$R_{\text{EXT}}$	10	—	100	$\text{k}\Omega$
Watchdog Period Accuracy with External Resistor (Excluding Resistor Accuracy) <sup>(14)</sup>	$WD_{\text{CACC}}$	-15	—	15	%
<b>LIN PHYSICAL LAYER</b>					
LIN Transceiver Output Voltage Recessive State, TXD HIGH, $I_{\text{OUT}} = 1.0\text{ }\mu\text{A}$ Dominant State, TXD LOW, $500\text{ }\Omega$ External Pull-up Resistor	$V_{\text{LIN\_REC}}$ $V_{\text{LIN\_DOM}}$	$V_{\text{SUP}}-1$ —	— —	— 1.4	V
Normal Mode Pullup Resistor to VSUP	$R_{\text{PU}}$	20	30	60	$\text{k}\Omega$
Stop, Sleep Mode Pull-up Current Source	$I_{\text{PU}}$	—	2.0	—	$\mu\text{A}$
Output Current Shutdown Threshold	$I_{\text{OV-CUR}}$	50	75	150	mA
Leakage Current to GND VSUP Disconnected, $V_{\text{BUS}}$ at 18 V Recessive State, $8.0\text{ V} \leq V_{\text{SUP}} \leq 18\text{ V}$ , $8.0\text{ V} \leq V_{\text{BUS}} \leq 18\text{ V}$ , $V_{\text{BUS}} \geq V_{\text{SUP}}$ GND Disconnected, $V_{\text{GND}} = V_{\text{SUP}}$ , $V_{\text{BUS}}$ at -18 V	$I_{\text{BUS}}$	— 0.0 -1.0	1.0 3.0 —	10 20 1.0	$\mu\text{A}$
LIN Receiver Receiver Threshold Dominant Receiver Threshold Recessive Receiver Threshold Center Receiver Threshold Hysteresis	$V_{\text{BUS\_DOM}}$ $V_{\text{BUS\_REC}}$ $V_{\text{BUS\_CNT}}$ $V_{\text{BUS\_HYS}}$	— 0.6 0.475 —	— — 0.5 —	0.4 — 0.525 0.175	$V_{\text{SUP}}$
<b>HIGH SIDE OUTPUTS HS1 AND HS2</b>					
Switch On Resistance $T_J = 25\text{ }^\circ\text{C}$ , $I_{\text{LOAD}} = 150\text{ mA}$ , $V_{\text{SUP}} > 9.0\text{ V}$ $T_J = 125\text{ }^\circ\text{C}$ , $I_{\text{LOAD}} = 150\text{ mA}$ , $V_{\text{SUP}} > 9.0\text{ V}$ $T_J = 125\text{ }^\circ\text{C}$ , $I_{\text{LOAD}} = 120\text{ mA}$ , $5.5\text{ V} < V_{\text{SUP}} > 9.0\text{ V}$	$R_{\text{DS(ON)}}$	— — —	2.0 — 3.0	2.5 4.5 —	$\Omega$
Output Current Limit	$I_{\text{LIM}}$	300	—	600	mA
Over-temperature Shutdown <sup>(15), (16)</sup>	$T_{\text{HSSD}}$	155	—	190	$^\circ\text{C}$
Leakage Current	$I_{\text{LEAK}}$	—	—	10	$\mu\text{A}$
Output Clamp Voltage $I_{\text{OUT}} = -100\text{ mA}$	$V_{\text{CL}}$	-6.0	—	—	V

**Notes**

- Watchdog timing period calculation formula:  $P_{\text{WD}} = 0.991 * R_{\text{EXT}} + 0.648$  ( $R_{\text{EXT}}$  in  $\text{k}\Omega$  and  $P_{\text{WD}}$  in ms).
- This parameter is guaranteed by process monitoring but it is not production tested
- When over-temperature occurs, switch is turned off and latched off. Flag is set in SPI.

**Table 4. Dynamic Electrical Characteristics (continued)**

All characteristics are for the analog chip only. Please refer to the 68HC908EY16 data sheet for characteristics of the microcontroller chip. Characteristics noted under conditions  $9.0\text{ V} \leq V_{\text{SUP}} \leq 16\text{ V}$ ,  $-40\text{ }^{\circ}\text{C} \leq T_{\text{J}} \leq 125\text{ }^{\circ}\text{C}$ , unless otherwise noted. Typical values noted reflect the approximate parameter mean at  $T_{\text{A}} = 25\text{ }^{\circ}\text{C}$  under nominal conditions, unless otherwise noted.

Characteristic	Symbol	Min	Typ	Max	Unit
<b>LIN PHYSICAL LAYER (CONTINUED)</b>					
Output Current Shutdown Delay	$t_{\text{OV-DELAY}}$	—	10	—	$\mu\text{s}$
<b>SPI INTERFACE TIMING</b>					
SPI Operating Recommended Frequency	$f_{\text{SPIO P}}$	0.25	—	4.0	MHz
<b>L1 AND L2 INPUTS</b>					
Wake-up Filter Time <sup>(24)</sup>	$t_{\text{WUF}}$	8.0	20	38	$\mu\text{s}$
<b>WINDOW WATCHDOG CONFIGURATION PIN (WDCONF)</b>					
Watchdog Period	$t_{\text{PWD}}$				ms
External Resistor $R_{\text{EXT}} = 10\text{ k}\Omega$ (1%)		—	10.558	—	
External Resistor $R_{\text{EXT}} = 100\text{ k}\Omega$ (1%)		—	99.748	—	
Without External Resistor $R_{\text{EXT}}$ (WDCONF Pin Open)		97	150	205	
<b>STATE MACHINE TIMING</b>					
Reset Low Level Duration after $V_{\text{DD}}$ High <sup>(28)</sup>	$t_{\text{RST}}$	0.65	1.0	1.35	ms
Interrupt Low Level Duration	$t_{\text{INT}}$	7.0	10	13	$\mu\text{s}$
Normal Request Mode Timeout <sup>(28)</sup>	$t_{\text{NRTOU T}}$	97	150	205	ms
Delay Between SPI Command and HS1/HS2/HS3 Turn On <sup>(25), (26)</sup>	$t_{\text{S-HSON}}$	—	3.0	10	$\mu\text{s}$
Delay Between SPI Command and HS1/HS2/HS3 Turn Off <sup>(25), (26)</sup>	$t_{\text{S-HSOFF}}$	—	3.0	10	$\mu\text{s}$
Delay Between Normal Request and Normal Mode After W/D Trigger Command <sup>(27)</sup>	$t_{\text{S-NR2N}}$	6.0	35	70	$\mu\text{s}$
Delay Between $\overline{\text{SS}}$ Wake-Up ( $\overline{\text{SS}}$ LOW to HIGH) and Normal Request Mode (VDD On and Reset High)	$t_{\text{W-SS}}$	15	40	80	$\mu\text{s}$
Delay Between $\overline{\text{SS}}$ Wake-Up ( $\overline{\text{SS}}$ LOW to HIGH) and First Accepted SPI Command	$t_{\text{W-SPI}}$	90	—	N/A	$\mu\text{s}$
Delay Between Interrupt Pulse and First SPI Command Accepted	$t_{\text{S-1STSPI}}$	30	—	N/A	$\mu\text{s}$
Minimum Time Between Two Rising Edges on $\overline{\text{SS}}$	$t_{\text{2SS}}$	15	—	—	$\mu\text{s}$

Notes

- 24. This parameter is guaranteed by process monitoring but is not production tested.
- 25. Delay between turn-on or turn-off command and high side on or high side off, excluding rise or fall time due to external load.
- 26. Delay between the end of the SPI command (rising edge of the  $\overline{\text{SS}}$ ) and start of device activation/deactivation.
- 27. This parameter is guaranteed by process monitoring but it is not production tested.
- 28. Also see [Figure 10](#) on page [15](#)

**Table 4. Dynamic Electrical Characteristics (continued)**

All characteristics are for the analog chip only. Please refer to the 68HC908EY16 data sheet for characteristics of the microcontroller chip. Characteristics noted under conditions  $9.0\text{ V} \leq V_{\text{SUP}} \leq 16\text{ V}$ ,  $-40\text{ }^{\circ}\text{C} \leq T_{\text{J}} \leq 125\text{ }^{\circ}\text{C}$ , unless otherwise noted. Typical values noted reflect the approximate parameter mean at  $T_{\text{A}} = 25\text{ }^{\circ}\text{C}$  under nominal conditions, unless otherwise noted.

Characteristic	Symbol	Min	Typ	Max	Unit
<b>CURRENT SENSE OPERATIONAL AMPLIFIER</b>					
Supply Voltage Rejection Ratio <sup>(29)</sup>	SVR	60	—	—	dB
Common Mode Rejection Ratio <sup>(29)</sup>	CMR	70	—	—	dB
Gain Bandwidth <sup>(29)</sup>	GBP	1.0	—	—	MHz
Slew Rate	SR	0.5	—	—	V/ $\mu\text{s}$
Phase Margin (for Gain = 1, Load 100 pF / 5.0 k $\Omega$ ) <sup>(29)</sup>	PHMO	40	—	—	$^{\circ}$
Open Loop Gain	OLG	—	85	—	dB

**Notes**

29. This parameter is guaranteed by process monitoring but it is not production tested.


### MICROCONTROLLER PARAMETRICS

**Table 5. Microcontroller**

For a detailed microcontroller description, refer to the MC68HC908EY16 data sheet.

Module	Description
Core	High-Performance HC08 Core with a Maximum Internal Bus Frequency of 8.0 MHz
Timer	Two 16-Bit Timers with 2 Channels (TIM A and TIM B)
Flash	16 K Bytes
RAM	512 Bytes
ADC	10-Bit Analog-to-Digital Converter
SPI	SPI Module
ESCI	Standard Serial Communication Interface (SCI) Module Bit-Time Measurement Arbitration Prescaler with Fine Baud-Rate Adjustment
ICG	Internal Clock Generation Module

### TIMING DIAGRAMS



**Note** Waveform in accordance with ISO7637 Part 1, Test Pulses 1, 2, 3a, and 3b.

**Figure 4. Test Circuit for Transient Test Pulses**




Figure 5. Test Circuit for LIN Timing Measurements




Figure 6. LIN Timing Measurements for Normal Slew Rate




Figure 7. LIN Timing Measurements for Slow Slew Rate



## FUNCTIONAL DEVICE OPERATION

### OPERATIONAL MODES

#### 908E624 ANALOG DIE MODES OF OPERATION


The 908E624 offers three operating modes: Normal (Run), Stop, and Sleep. In Normal mode the device is active and is operating under normal application conditions. The Stop and Sleep modes are low-power modes with wake-up capabilities.

In Stop mode, the voltage regulator still supplies the MCU with  $V_{DD}$  (limited current capability), and in Sleep mode the voltage regulator is turned off ( $V_{DD} = 0$  V).

Wake-up from Stop mode is initiated by a wake-up interrupt. Wake-up from Sleep mode is done by a reset and the voltage regulator is turned back on.

The selection of the different modes is controlled by the MODE1:2 bits in the SPI Control register.

[Figure 11](#) describes how transitions are done between the different operating modes and [Table 6](#), page 20, gives an overview of the operating mode.



#### Legend

- WD: Watchdog
- WD Disabled: Watchdog disabled (WDCONF pin connected to GND)
- WD Trigger: Watchdog is triggered by SPI command
- WD Failed: No watchdog trigger or trigger occurs in closed window
- Stop Command: Stop command sent via SPI
- Sleep Command: Sleep command sent via SPI
- Wake-up: L1 or L2 state change or LIN bus wake-up or  $\overline{SS}$  rising edge

Figure 11. Operating Modes and Transitions

### Sleep and Stop Mode

In Sleep and Stop modes the high sides are disabled.

### High Side Output HS3

This high side switch can be used to drive small lamps, Hall-effect sensors, or switch pull-up resistors. Control is done using the SPI Control register. No direct PWM control is possible on this pin (refer to [Figure 14](#), page 22).

### Current Limit (Over-current) Protection

This high side feature switch feature current limit to protect it against over-current and short-circuit conditions.

### Over-temperature Protection

If an over-temperature condition occurs on any of the three high side switches, all high side switches (HS1, HS2, and HS3) are turned off and latched off. The failure is reported by the HSST bit in the SPI Control register.

### Sleep and Stop Mode

In Sleep and Stop mode the high side is disabled.




Figure 13. High Side HS1 and HS2 Circuitry




Figure 14. High Side HS3 Circuitry

### LIN PHYSICAL LAYER

The LIN bus pin provides a physical layer for single-wire communication in automotive applications. The LIN physical layer is designed to meet the LIN physical layer specification.

The LIN driver is a low side MOSFET with over-current protection and thermal shutdown. An internal pull-up resistor with a serial diode structure is integrated, so no external pullup components are required for the application in a slave

node. The fall time from dominant to recessive and the rise time from recessive to dominant is controlled. The symmetry between both slew rate controls is guaranteed.

The slew rate can be selected for optimized operation at 10 and 20 kBit/s as well as a fast baud rate for test and programming. The slew rate can be adapted with the bits LINS2:1 in the SPI Control Register. The initial slew rate is optimized for 20 kBit/s.

The LIN pin offers high susceptibility immunity level from external disturbance, guaranteeing communication during external disturbance.

The LIN transmitter circuitry is enabled in Normal and Normal Request mode.

An over-current condition (e.g. LIN bus short to  $V_{BAT}$ ) or a over-temperature in the output low side FET will shutdown

the transmitter and set the LINFAIL flag in the SPI Status Register.

For improved performance and safe behavior in case of LIN bus short to Ground or LIN bus leakage during low power mode the internal pull-up resistor on the LIN pin can be disconnected, with the LIN-PU bit in the SPI Control Register, and a small current source keeps the LIN bus at recessive level. In case of a LIN bus short to GND, this feature will reduce the current consumption in STOP and SLEEP modes.




Figure 15. LIN Interface

### TXD Pin

The TXD pin is the MCU interface to control the state of the LIN transmitter (see [Figure 2](#), page 2). When TXD is LOW, the LIN pin is low (dominant state). When TXD is HIGH, the LIN output MOSFET is turned off (recessive state). The TXD pin has an internal pull-up current source in order to set the LIN bus to recessive state in the event, for instance, the microcontroller could not control it during system power-up or power-down.

### RXD Pin

The RXD transceiver pin is the MCU interface, which reports the state of the LIN bus voltage. LIN HIGH (recessive state) is reported by a high level on RXD, LIN LOW (dominant state) by a low level on RXD.

### STOP Mode and Wake-up Feature

During STOP mode operation the transmitter of the physical layer is disabled. In case the bit LIN-PU was set in the Stop mode sequence the internal pull-up resistor is disconnected from VSUP and a small current source keeps the LIN pin in recessive state. The receiver is still active and able to detect wake-up events on the LIN bus line.

A dominant level longer than  $t_{PROPWL}$  followed by an rising edge will generate a wake-up interrupt and set the LINWF flag in the SPI Status Register. Also see [Figure 9](#), page 15.

### SLEEP Mode and Wake-up Feature

During SLEEP mode operation the transmitter of the physical layer is disabled. In case the bit LIN-PU was set in the Sleep mode sequence the internal pull-up resistor is

**Table 7. SPI Register Overview**

Read/Write Information	Bit							
	D7	D6	D5	D4	D3	D2	D1	D0
Write	LINSL2	LINSL1	LIN-PU	HS3ON	HS2ON	HS1ON	MODE2	MODE1
Read	INTSRC <sup>(30)</sup>	LINWU or LINFAIL	HVF	LVF or BATFAIL <sup>(31)</sup>	VDDT	HSST	L2	L1
Write Reset Value	0	0	0	0	0	0	—	—
Write Reset Condition	POR, RESET	POR, RESET	POR	POR, RESET	POR, RESET	POR, RESET	—	—

Notes

- 30. D7 signals interrupts and wake-up interrupts, D6:D0 indicated the source.
- 31. The first SPI read after reset returns the BATFAIL flag state on bit D4.

**SPI Control Register (Write)**

[Table 8](#) shows the SPI Control register bits by name.

**Table 8. Control Bits Function (Write Operation)**

D7	D6	D5	D4	D3	D2	D1	D0
LINSL2	LINSL1	LIN-PU	HS3ON	HS2ON	HS1ON	MODE2	MODE1

**LINSL2:1—LIN Baud Rate and Low-power Mode Selection Bits**

These bits select the LIN slew rate and requested low-power mode in accordance with [Table 9](#). Reset clears the LINSL2:1 bits.

**Table 9. LIN Baud Rate and Low-power Mode Selection Bits**

LINSL2	LINSL1	Description
0	0	Baud Rate up to 20 kbps (normal)
0	1	Baud Rate up to 10 kbps (slow)
1	0	Fast Program Download Baud Rate up to 100 kbps
1	1	Low-power Mode (Sleep or Stop) Request

**LIN-PU—LIN Pull-up Enable Bit**

This bit controls the LIN pull-up resistor during Sleep and Stop modes.

- 1 = Pull-up disconnected in Sleep and Stop modes.
- 0 = Pull-up connected in Sleep and Stop modes.

If the Pull-up is disconnected, a small current source is used to pull the LIN pin in recessive state. In case of an erroneous short of the LIN bus to ground, this will significantly

reduce the power consumption, e.g. in combination with STOP/SLEEP mode.

**HS3ON:HS1ON—High Side H3:HS1 Enable Bits**

These bits enable the HSx. Reset clears the HSxON bit.

- 1 = HSx switched on (refer to Note below).
- 0 = HSx switched off.

**Note** If no PWM on HS1 and HS2 is required, the PWMIN pin must be connected to the VDD pin.

**MODE2:1—Mode Section Bits**

The MODE2:1 bits control the operating modes and the watchdog in accordance with [Table 10](#).

**Table 10. Mode Selection Bits**

MODE2	MODE1	Description
0	0	Sleep Mode <sup>(32)</sup>
0	1	Stop Mode <sup>(32)</sup>
1	0	Watchdog Clear <sup>(33)</sup>
1	1	Run (Normal) Mode

Notes

- 32. To enter Sleep and Stop mode, a special sequence of SPI commands is implemented.
- 33. The device stays in Run (Normal) mode.

To safely enter Sleep or Stop mode and to ensure that these modes are not affected by noise issue during SPI transmission, the Sleep/Stop commands require two SPI transmissions.

**Sleep Mode Sequence**

The Sleep command, as shown in [Table 11](#), must be sent twice.

**Table 11. Sleep Command Bits**

LINSL2	LINSL1	LIN-PU	HS3ON	HS2ON	HS1ON	MODE2	MODE1
1	1	0/1	0	0	0	0	0

### Stop Mode Sequence

The Stop command, as shown in [Table 12](#), must be sent twice.

**Table 12. Stop Command Bits**

LINSL2	LINSL1	LIN-PU	HS3ON	HS2ON	HS1ON	MODE2	MODE1
1	1	0/1	0	0	0	0	1

### SPI Status Register (Read)

[Table 13](#) shows the SPI Status register bits by name.

**Table 13. Control Bits Function (Read Operation)**

D7	D6	D5	D4	D3	D2	D1	D0
INTSRC	LINWU or LINFAIL	HVF	LVF or BATFAIL	VDDT	HSST	L2	L1

#### INTSRC—Register Content Flags or Interrupt Source

This bit indicates if the register contents reflect the flags or an interrupt/wake-up interrupt source.

- 1 = D6:D0 reflects the interrupt or wake-up source.
- 0 = No interrupt occurred. Other SPI bits report real time status.

#### LINWU/LINFAIL—LIN Status Flag Bit

This bit indicates a LIN wake-up condition.

- 1 = LIN bus wake-up occurred or LIN over-current/over-temperature occurred.
- 0 = No LIN bus wake-up occurred.

In case of a LIN over-current/over-temperature condition the LIN transmitter is disabled. To reenble the LIN transmitter, the error condition must be GONE and the LINWU/LINFAIL flag must be cleared.

The flag is cleared by reading the flag when it is set (SPI command).

#### HVF —High-voltage Flag Bit

This flag is set on an over-voltage (VSUP1) condition.

- 1 = High-voltage condition has occurred.
- 0 = no High-voltage condition.

#### LVF/BATFAIL—Low-voltage Flag Bit

This flag is set on an under-voltage (VSUP1) condition.

- 1 = Low-voltage condition has occurred.
- 0 = No low-voltage condition.

#### VDDT—Voltage Regulator Status Flag Bit

This flag is set as prewarning in case of an over-temperature condition on the voltage regulator.

- 1 = Voltage regulator over-temperature condition, prewarning.
- 0 = No over-temperature detected.

#### HSST—High Side Status Flag Bit

This flag is set on over-temperature conditions on one of the high side outputs.

- 1 = HSx off due to over-temperature.
- 0 = No over-temperature.

In case one of the high sides has an over-temperature condition all high side switches are disabled.

To reenble the high side switches, the flags have to be cleared, by reading the flag when it is set and by writing a one to high side HSxON bit (two SPI commands are necessary).

#### L2:L1—Wake-up Inputs L1, L2 Status Flag Bit

These flags reflect the status of the L2 and L1 input pins and indicate the wake-up source.

- 1 = L2:L1 input high or wake-up by L2:L1 (first register read after wake-up indicated with INTSRC = 1).
- 0 = L2:L1 input low.

## TYPICAL APPLICATIONS

### DEVELOPMENT SUPPORT

As the 908E624 has the MC68HC908EY16 MCU embedded typically all the development tools available for the MCU also apply for this device, however due to the fact of the additional analog die circuitry and the nominal +12 V supply voltage some additional items have to be considered:

- nominal 12 V rather than 5.0 or 3.0 V supply
- high voltage  $V_{TST}$  might be applied not only to  $\overline{IRQ}$  pin, but  $\overline{IRQ\_A}$  pin
- MCU monitoring (Normal request timeout) has to be disabled

For a detailed information on the MCU related development support see the MC68HC908EY16 data sheet - section development support.

The programming is principally possible at two stages in the manufacturing process — first on chip level, before the IC is soldered onto a PCB board and second after the IC is soldered onto the PCB board.

### Chip Level Programming

On Chip level the easiest way is to only power the MCU with +5.0 V (see [Figure 18](#)) and not to provide the analog chip with VSUP, in this setup all the analog pin should be left open (e.g. VSUP[1:2]) and interconnections between MCU and analog die have to be separated (e.g.  $\overline{IRQ}$  -  $\overline{IRQ\_A}$ ).

This mode is well described in the MC68HC908EY16 data sheet - section development support.





Figure 18. Normal Monitor Mode Circuit (MCU only)

Of course it is also possible to supply the whole system with VSUP (12 V) instead as described in [Figure 19, page 29](#).




**Figure 21. PCB Layout Recommendations**
**Table 15. Component Value Recommendation**

Component	Recommended Value <sup>(39)</sup>	Comments / Signal routing
D1		Reverse battery protection
C1	Bulk Capacitor	
C2	100 nF, SMD Ceramic	Close (<5.0 mm) to VSUP1, VSUP2 pins with good ground return
C3	100 nF, SMD Ceramic	Close (<3.0 mm) to digital supply pins (EVDD, EVSS) with good ground return. The positive analog (VREFH, VDDA) and the digital (EVDD) supply should be connected right at the C3.
C4	4.7 $\mu$ F, SMD Ceramic or Low ESR	Bulk Capacitor
C5	180 pF, SMD Ceramic	Close (<5.0 mm) to LIN pin. Total Capacitance per LIN node has to be below 220 pF. ( $C_{TOTAL} = C_{LIN-PIN} + C5 + C_{VARISTOR} \sim 10 \text{ pF} + 180 \text{ pF} + 15 \text{ pF}$ )
V1 <sup>(40)</sup>	Varistor Type TDK AVR-M1608C270MBAAB	Optional (close to LIN connector)
L1 <sup>(40)</sup>	SMD Ferrite Bead Type TDK MMZ2012Y202B	Optional, (close to LIN connector)

**Notes**


39. Freescale does not assume liability, endorse, or want components from external manufactures that are referenced in circuit drawings or tables. While Freescale offers component recommendations in this configuration, it is the customer's responsibility to validate their application.
40. Components are recommended to improve EMC and ESD performance.



# PACKAGING


## PACKAGING DIMENSIONS

**Important** For the most current revision of the package, visit [www.freescale.com](http://www.freescale.com) and do a keyword search on the 98ASA99294D drawing number below. Dimensions shown are provided for reference ONLY.



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	<b>MECHANICAL OUTLINE</b>	PRINT VERSION NOT TO SCALE	
TITLE: 54LD SOIC W/B, 0.65 PITCH CASE-OUTLINE	DOCUMENT NO: 98ASA99294D	REV: B	
	CASE NUMBER: 1365-01	12 APR 2005	
	STANDARD: NON-JEDEC		


**EW SUFFIX (Pb-FREE)**  
54-Pin SOIC WIDE BODY  
98ASA99294D  
ISSUE B



SECTION B-B

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	<b>MECHANICAL OUTLINE</b>	PRINT VERSION NOT TO SCALE	
TITLE: 54LD SOIC W/B, 0.65 PITCH CASE-OUTLINE	DOCUMENT NO: 98ASA99294D	REV: B	
	CASE NUMBER: 1365-01	12 APR 2005	
	STANDARD: NON-JEDEC		

**EW SUFFIX (Pb-FREE)**  
54-Pin SOIC WIDE BODY  
98ASA99294D  
ISSUE B



**Figure 22. Surface Mount for SOIC Wide Body Non-exposed Pad**

**Device on Thermal Test Board**

- Material:** Single layer printed circuit board  
FR4, 1.6 mm thickness  
Cu traces, 0.07 mm thickness
- Outline:** 80 mm x 100 mm board area, including edge connector for thermal testing
- Area A:** Cu heat-spreading areas on board surface
- Ambient Conditions:** Natural convection, still air

**Table 17. Thermal Resistance Performance**

Pin Resistance	Area A (mm <sup>2</sup> )	1 = Power Chip, 2 = Logic Chip (°C/W)		
		<i>m</i> = 1, <i>n</i> = 1	<i>m</i> = 1, <i>n</i> = 2 <i>m</i> = 2, <i>n</i> = 1	<i>m</i> = 2, <i>n</i> = 2
$R_{\theta JA m n}$	0	58	48	53
	300	56	46	51
	600	54	45	50

$R_{\theta JA m n}$  is the thermal resistance between die junction and ambient air.

This device is a dual die package. Index *m* indicates the die that is heated. Index *n* refers to the number of the die where the junction temperature is sensed.

## REVISION HISTORY

REVISION	DATE	DESCRIPTION OF CHANGES
7.0	5/2006	<ul style="list-style-type: none"> <li>• Implemented Revision History page</li> <li>• Added Pb-Free package option (Suffix EW) and higher Soldering temperature</li> <li>• Added "Y" temperature (<math>T_J</math> -40°C to 125°C) code option (MM908E624AYEW) and updated condition statement for Static and Dynamic Electrical Characteristics</li> <li>• Corrected <a href="#">Figure 11, Operating Modes and Transitions</a> ("STOP command" for transition from Normal to Stop state)</li> <li>• Updated <a href="#">Figure 21, PCB Layout Recommendations</a>, comment NC Pin used for signal routing</li> <li>• Updated <a href="#">Table 15, Component Value Recommendation</a></li> <li>• Corrected <a href="#">Figure 23, Device on Thermal Test Board</a></li> <li>• Removed reference to Note 11, Voltage Regulator - Dropout Voltage</li> <li>• Added comment "LIN in recessive state" to Supply Current Range in Stop Mode and Sleep Mode</li> <li>• Updated format to match current data sheet standard.</li> <li>• Added <a href="#">Figure 10, Power On Reset and Normal Request Timeout Timing</a></li> <li>• Added LIN P/L details</li> <li>• Made clarifications on Max Ratings Table for <math>T_A</math> and <math>T_J</math> <a href="#">Thermal Ratings</a> and the accompanying Note</li> </ul>
8.0	3/2007	<ul style="list-style-type: none"> <li>• Removed "Advance Information" watermark from first page.</li> </ul>
9.0	9/2010	<ul style="list-style-type: none"> <li>• Changed <a href="#">Peak Package Reflow Temperature During Reflow<sup>(3)(5)</sup></a> description.</li> <li>• Added note <sup>(5)</sup></li> </ul>
10.0	8/2011	<ul style="list-style-type: none"> <li>• Deleted MM908E624ACDWB/R2</li> <li>• Added MM908E624ACPEW/R2 and MM908E624AYPEW/R2</li> <li>• Update Freescale form and style.</li> <li>• Updated package drawing</li> </ul>
11.0	4/2012	<ul style="list-style-type: none"> <li>• Removed part number MM908E624ACEW/ R2 and MM908E624AYEW/ R2.</li> <li>• Update Freescale form and style.</li> </ul>

**How to Reach Us:**

**Home Page:**

freescale.com

**Web Support:**

freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: <http://www.reg.net/v2/webservices/Freescale/Docs/TermsandConditions.htm>

Freescale, the Freescale logo, AltiVec, C-5, CodeTest, CodeWarrior, ColdFire, C-Ware, Energy Efficient Solutions logo, mobileGT, PowerQUICC, QorIQ, Qorivva, StarCore, and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, ColdFire+, CoreNet, Flexis, MagniV, MXC, Platform in a Package, Processor expert, QorIQ Qonverge, QUICC Engine, Ready Play, SMARTMOS, TurboLink, Vybrid, and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2012 Freescale Semiconductor, Inc.