

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | ARM® Cortex®-M0 |
| Core Size | 32-Bit Single-Core |
| Speed | 50MHz |
| Connectivity | I ² C, IrDA, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, DMA, I ² S, LVD, POR, PS2, PWM, WDT |
| Number of I/O | 37 |
| Program Memory Size | 128KB (128K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 16K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.5V ~ 5.5V |
| Data Converters | A/D 8x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 48-LQFP |
| Supplier Device Package | 48-LQFP (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/nuvoton-technology-corporation-america/nuc100le3dn |

8.4.4 Brown-out Detector Specification 98

8.4.5 Power-on Reset Specification 98

8.4.6 Temperature Sensor Specification 99

8.4.7 Comparator Specification 99

8.4.8 USB PHY Specification 100

8.5 Flash DC Electrical Characteristics 102

9 PACKAGE DIMENSIONS 103

9.1 100-pin LQFP (14x14x1.4 mm footprint 2.0 mm) 103

9.2 64-pin LQFP (10x10x1.4 mm footprint 2.0 mm) 104

9.3 48-pin LQFP (7x7x1.4 mm footprint 2.0 mm) 105

10 REVISION HISTORY 106

- Supports 4 sets of 32-bit timers with 24-bit up-timer and one 8-bit prescale counter
- Independent clock source for each timer
- Provides one-shot, periodic, toggle and continuous counting operation modes
- Supports event counting function
- Supports input capture function
- Watchdog Timer
 - Multiple clock sources
 - 8 selectable time-out period from 1.6 ms ~ 26.0 sec (depending on clock source)
 - Wake-up from Power-down or Idle mode
 - Interrupt or reset selectable on watchdog time-out
- Window Watchdog Timer
 - 6-bit down counter with 11-bit prescale for wide range window selected
- RTC
 - Supports software compensation by setting frequency compensate register (FCR)
 - Supports RTC counter (second, minute, hour) and calendar counter (day, month, year)
 - Supports Alarm registers (second, minute, hour, day, month, year)
 - Selectable 12-hour or 24-hour mode
 - Automatic leap year recognition
 - Supports periodic time tick interrupt with 8 period options 1/128, 1/64, 1/32, 1/16, 1/8, 1/4, 1/2 and 1 second
 - Supports wake-up function
- PWM/Capture
 - Up to four built-in 16-bit PWM generators providing eight PWM outputs or four complementary paired PWM outputs
 - Each PWM generator equipped with one clock source selector, one clock divider, one 8-bit prescaler and one Dead-Zone generator for complementary paired PWM
 - Up to eight 16-bit digital capture timers (shared with PWM timers) providing eight rising/falling capture inputs
 - Supports Capture interrupt
- UART
 - Up to three UART controllers
 - UART ports with flow control (TXD, RXD, CTS and RTS)
 - UART0 with 64-byte FIFO is for high speed
 - UART1/2(optional) with 16-byte FIFO for standard device
 - Supports IrDA (SIR) and LIN function
 - Supports RS-485 9-bit mode and direction control
 - Programmable baud-rate generator up to 1/16 system clock
 - Supports PDMA mode
- SPI
 - Up to four sets of SPI controllers
 - SPI clock rate of Master can be up to 36 MHz (chip working at 5V); SPI clock rate of Slave can be up to 18 MHz (chip working at 5V)
 - Supports SPI Master/Slave mode
 - Full duplex synchronous serial data transfer
 - Variable length of transfer data from 8 to 32 bits
 - MSB or LSB first data transfer
 - Rx and Tx on both rising or falling edge of serial clock independently
 - Two slave/device select lines in Master mode, and one slave/device select line in Slave mode
 - Supports Byte Suspend mode in 32-bit transmission
 - Supports PDMA mode

| | |
|------|---|
| SPS | Samples per Second |
| TDES | Triple Data Encryption Standard |
| TMR | Timer Controller |
| UART | Universal Asynchronous Receiver/Transmitter |
| UCID | Unique Customer ID |
| USB | Universal Serial Bus |
| WDT | Watchdog Timer |
| WWDT | Window Watchdog Timer |

Table 3-1 List of Abbreviations

4.2 Pin Configuration

4.2.1 NuMicro® NUC100 Pin Diagram

4.2.1.1 NuMicro® NUC100VxxDN LQFP 100 pin




Figure 4-2 NuMicro® NUC100VxxDN LQFP 100-pin Diagram

4.2.2 NuMicro® NUC120 Pin Diagram

4.2.2.1 NuMicro® NUC120VxxDN LQFP 100 pin




Figure 4-5 NuMicro® NUC120VxxDN LQFP 100-pin Diagram

- 32 external interrupt inputs, each with four levels of priority
- Dedicated Non-maskable Interrupt (NMI) input
- Supports for both level-sensitive and pulse-sensitive interrupt lines
- Supports Wake-up Interrupt Controller (WIC) and, providing Ultra-low Power Sleep mode
- Debug support
 - Four hardware breakpoints
 - Two watchpoints
 - Program Counter Sampling Register (PCSR) for non-intrusive code profiling
 - Single step and vector catch capabilities
- Bus interfaces:
 - Single 32-bit AMBA-3 AHB-Lite system interface that provides simple integration to all system peripherals and memory
 - Single 32-bit slave port that supports the DAP (Debug Access Port)

| | | | | | | | | |
|---|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|-----|---|
| (CLKSEL1[1:0]) | | | | | | | | |
| XTL12M_STB (CLKSTATUS[0]) | 0x0 | - | - | - | - | - | - | - |
| XTL32K_STB (CLKSTATUS[1]) | 0x0 | - | - | - | - | - | - | - |
| PLL_STB (CLKSTATUS[2]) | 0x0 | - | - | - | - | - | - | - |
| OSC10K_STB (CLKSTATUS[3]) | 0x0 | - | - | - | - | - | - | - |
| OSC22M_STB (CLKSTATUS[4]) | 0x0 | - | - | - | - | - | - | - |
| CLK_SW_FAIL (CLKSTATUS[7]) | 0x0 | 0x0 | 0x0 | 0x0 | 0x0 | 0x0 | 0x0 | - |
| WTE (WTCR[7]) | Reload from CONFIG0 | Reload from CONFIG0 | Reload from CONFIG0 | Reload from CONFIG0 | Reload from CONFIG0 | Reload from CONFIG0 | - | - |
| WTCR | 0x0700 | 0x0700 | 0x0700 | 0x0700 | 0x0700 | 0x0700 | - | - |
| WTCRALT | 0x0000 | 0x0000 | 0x0000 | 0x0000 | 0x0000 | 0x0000 | - | - |
| WWDTRLD | 0x0000 | 0x0000 | 0x0000 | 0x0000 | 0x0000 | 0x0000 | - | - |
| WWDTCR | 0x3F0800 | 0x3F0800 | 0x3F0800 | 0x3F0800 | 0x3F0800 | 0x3F0800 | - | - |
| WWDTSR | 0x0000 | 0x0000 | 0x0000 | 0x0000 | 0x0000 | 0x0000 | - | - |
| WWDTCVR | 0x3F | 0x3F | 0x3F | 0x3F | 0x3F | 0x3F | - | - |
| BS (ISPCON[1]) | Reload from CONFIG0 | Reload from CONFIG0 | Reload from CONFIG0 | Reload from CONFIG0 | Reload from CONFIG0 | Reload from CONFIG0 | - | - |
| DFBADR | Reload from CONFIG1 | Reload from CONFIG1 | Reload from CONFIG1 | Reload from CONFIG1 | Reload from CONFIG1 | Reload from CONFIG1 | - | - |
| CBS (ISPSTA[2:1]) | Reload from CONFIG0 | Reload from CONFIG0 | Reload from CONFIG0 | Reload from CONFIG0 | Reload from CONFIG0 | Reload from CONFIG0 | - | - |
| VECMAP (ISPSTA[20:9]) | Reload base on CONFIG0 | Reload base on CONFIG0 | Reload base on CONFIG0 | Reload base on CONFIG0 | Reload base on CONFIG0 | Reload base on CONFIG0 | - | - |
| Other Peripheral Registers | Reset Value | | | | | | | - |
| FMC Registers | Reset Value | | | | | | | - |
| Note: '-' means that the value of register keeps original setting. | | | | | | | | |

Table 6-1 Reset Value of Registers

6.2.6 System Timer (SysTick)

The Cortex[®]-M0 includes an integrated system timer, SysTick, which provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used as a Real Time Operating System (RTOS) tick timer or as a simple counter.

When system timer is enabled, it will count down from the value in the SysTick Current Value Register (SYST_CVR) to 0, and reload (wrap) to the value in the SysTick Reload Value Register (SYST_RVR) on the next clock cycle, then decrement on subsequent clocks. When the counter transitions to 0, the COUNTFLAG status bit is set. The COUNTFLAG bit clears on reads.

The SYST_CVR value is UNKNOWN on reset. Software should write to the register to clear it to 0 before enabling the feature. This ensures the timer will count from the SYST_RVR value rather than an arbitrary value when it is enabled.

If the SYST_RVR is 0, the timer will be maintained with a current value of 0 after it is reloaded with this value. This mechanism can be used to disable the feature independently from the timer enable bit.

For more detailed information, please refer to the “ARM[®] Cortex[®]-M0 Technical Reference Manual” and “ARM[®] v6-M Architecture Reference Manual”.

6.5 External Bus Interface (EBI)

6.5.1 Overview

The NuMicro® NUC100 series LQFP-64 and LQFP-100 package is equipped with an external bus interface (EBI) for accessing an external device.

To save the connections between external device and this chip, EBI supports address bus and data bus multiplex mode. And, address latch enable (ALE) signal is used to differentiate the address and data cycle.

6.5.2 Features

External Bus Interface has the following functions:

- Supports external devices with max. 64 KB size (8-bit data width)/128 KB (16-bit data width)
- Supports variable external bus base clock (MCLK) which based on HCLK
- Supports 8-bit or 16-bit data width
- Supports variable data access time (tACC), address latch enable time (tALE) and address hold time (tAHD)
- Supports address bus and data bus multiplex mode to save the address pins
- Supports configurable idle cycle for different access condition: Write command finish (W2X), Read-to-Read (R2R)

6.7 PDMA Controller (PDMA)

6.7.1 Overview

The NuMicro® NUC100 series DMA contains nine-channel peripheral direct memory access (PDMA) controller and a cyclic redundancy check (CRC) generator.

The PDMA that transfers data to and from memory or transfer data to and from APB devices. For PDMA channel (PDMA CH0~CH8), there is one-word buffer as transfer buffer between the Peripherals APB devices and Memory. Software can stop the PDMA operation by disable PDMA PDMA_CSRx[PDMACEN]. The CPU can recognize the completion of a PDMA operation by software polling or when it receives an internal PDMA interrupt. The PDMA controller can increase source or destination address or fixed them as well.

The DMA controller contains a cyclic redundancy check (CRC) generator that can perform CRC calculation with programmable polynomial settings. The CRC engine supports CPU PIO mode and DMA transfer mode.

6.7.2 Features

- Supports nine PDMA channels and one CRC channel. Each PDMA channel can support a unidirectional transfer
- AMBA AHB master/slave interface compatible, for data transfer and register read/write
- Hardware round robin priority scheme. DMA channel 0 has the highest priority and channel 8 has the lowest priority
- PDMA operation
 - Peripheral-to-memory, memory-to-peripheral, and memory-to-memory transfer
 - Supports word/half-word/byte transfer data width from/to peripheral
 - Supports address direction: increment, fixed.
- Cyclic Redundancy Check (CRC)
 - Supports four common polynomials CRC-CCITT, CRC-8, CRC-16, and CRC-32
 - ◆ CRC-CCITT: $X^{16} + X^{12} + X^5 + 1$
 - ◆ CRC-8: $X^8 + X^2 + X + 1$
 - ◆ CRC-16: $X^{16} + X^{15} + X^2 + 1$
 - ◆ CRC-32: $X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^8 + X^7 + X^5 + X^4 + X^2 + X + 1$
 - Supports programmable CRC seed value.
 - Supports programmable order reverse setting for input data and CRC checksum.
 - Supports programmable 1's complement setting for input data and CRC checksum.
 - Supports CPU PIO mode or DMA transfer mode.
 - Supports the follows write data length in CPU PIO mode
 - ◆ 8-bit write mode (byte): 1-AHB clock cycle operation.
 - ◆ 16-bit write mode (half-word): 2-AHB clock cycle operation.
 - ◆ 32-bit write mode (word): 4-AHB clock cycle operation.
 - Supports byte alignment transfer data length and word alignment transfer source address in CRC DMA mode.

SIR Protocol encoder/decoder. The IrDA SIR Protocol encoder/decoder is half-duplex only. So it cannot transmit and receive data at the same time. The IrDA SIR physical layer specifies a minimum 10ms transfer delay between transmission and reception, and this delay feature must be implemented by software.

The alternate function of UART controllers is LIN (Local Interconnect Network) function. The LIN mode is selected by setting the UA_FUN_SEL[1:0] to '01'. In LIN mode, 1 start bit and 8 data bits format with 1 stop bit are required in accordance with the LIN standard.

For NuMicro® NUC100 series, another alternate function of UART controllers is RS-485 9-bit mode, and direction control provided by /RTS pin or can program GPIO (PB.2 for UART0_nRTS and PB.6 for UART1_nRTS) to implement the function by software. The RS-485 mode is selected by setting the UA_FUN_SEL register to select RS-485 function. The RS-485 transceiver control is implemented using the /RTS control signal from an asynchronous serial port to enable the RS-485 transceiver. In RS-485 mode, many characteristics of the receiving and transmitting are same as UART.

6.14.2 Features

- Full duplex, asynchronous communications
- Separates receive / transmit 64/16/16 bytes (UART0/UART1/UART2) entry FIFO for data payloads
- Supports hardware auto flow control/flow control function (CTS, RTS) and programmable RTS flow control trigger level (UART0 and UART1 support)
- Programmable receiver buffer trigger level
- Supports programmable baud-rate generator for each channel individually
- Supports CTS wake-up function (UART0 and UART1 support)
- Supports 7-bit receiver buffer time-out detection function
- UART0/UART1 can through DMA channels to receive/transmit data
- Programmable transmitting data delay time between the last stop and the next start bit by setting UA_TOR [DLY] register
- Supports break error, frame error, parity error and receive / transmit buffer overflow detect function
- Fully programmable serial-interface characteristics
 - Programmable data bit length, 5-, 6-, 7-, 8-bit character
 - Programmable parity bit, even, odd, no parity or stick parity bit generation and detection
 - Programmable stop bit length, 1, 1.5, or 2 stop bit generation
- IrDA SIR function mode
 - Supports 3-/16-bit duration for normal mode
- LIN function mode
 - Supports LIN master/slave mode
 - Supports programmable break generation function for transmitter
 - Supports break detect function for receiver
- RS-485 function mode.

6.17 I²C Serial Interface Controller (I²C)

6.17.1 Overview

I²C is a two-wire, bidirectional serial bus that provides a simple and efficient method of data exchange between devices. The I²C standard is a true multi-master bus including collision detection and arbitration that prevents data corruption if two or more masters attempt to control the bus simultaneously.

Data is transferred between a Master and a Slave. Data bits transfer on the SCL and SDA lines are synchronously on a byte-by-byte basis. Each data byte is 8-bit long. There is one SCL clock pulse for each data bit with the MSB being transmitted first, and an acknowledge bit follows each transferred byte. Each bit is sampled during the high period of SCL; therefore, the SDA line may be changed only during the low period of SCL and must be held stable during the high period of SCL. A transition on the SDA line while SCL is high is interpreted as a command (START or STOP). Please refer to Figure 6-17 for more detailed I²C BUS Timing.




Figure 6-17 I²C Bus Timing

The device's on-chip I²C logic provides a serial interface that meets the I²C bus standard mode specification. The I²C port handles byte transfers autonomously. To enable this port, the bit ENS1 in I2CON should be set to '1'. The I²C hardware interfaces to the I²C bus via two pins: SDA and SCL. Pull-up resistor is needed for I²C operation as the SDA and SCL are open drain pins. When I/O pins are used as I²C ports, user must set the pins function to I²C in advance.

6.17.2 Features

The I²C bus uses two wires (SDA and SCL) to transfer information between devices connected to the bus. The main features of the bus include:

- Master/Slave mode
- Bidirectional data transfer between masters and slaves
- Multi-master bus (no central master)
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus
- Serial clock synchronization allowing devices with different bit rates to communicate via one serial bus
- Serial clock synchronization used as a handshake mechanism to suspend and resume serial transfer
- A built-in 14-bit time-out counter requesting the I²C interrupt if the I²C bus hangs up and timer-out counter overflows
- External pull-up resistors needed for high output
- Programmable clocks allowing for versatile rate control
- Supports 7-bit addressing mode
- Supports multiple address recognition (four slave addresses with mask option)

6.18 Serial Peripheral Interface (SPI)

6.18.1 Overview

The Serial Peripheral Interface (SPI) is a synchronous serial data communication protocol that operates in full duplex mode. Devices communicate in Master/Slave mode with the 4-wire bi-direction interface. The NuMicro® NUC100 series contains up to four sets of SPI controllers performing a serial-to-parallel conversion on data received from a peripheral device, and a parallel-to-serial conversion on data transmitted to a peripheral device. Each set of SPI controller can be configured as a master or a slave device.

The SPI controller supports the variable serial clock function for special applications and 2-bit Transfer mode to connect 2 off-chip slave devices at the same time. This controller also supports the PDMA function to access the data buffer and also supports Dual I/O Transfer mode.

6.18.2 Features

- Up to four sets of SPI controllers
- Supports Master or Slave mode operation
- Supports 2-bit Transfer mode
- Supports Dual I/O Transfer mode
- Configurable bit length of a transfer word from 8 to 32-bit
- Provides separate 8-layer depth transmit and receive FIFO buffers
- Supports MSB first or LSB first transfer sequence
- Two slave select lines in Master mode
- Supports the byte reorder function
- Supports Byte or Word Suspend mode
- Variable output serial clock frequency in Master mode
- Supports PDMA transfer
- Supports 3-wire, no slave select signal, bi-direction interface

6.21 Analog-to-Digital Converter (ADC)

6.21.1 Overview

The NuMicro® NUC100 series contains one 12-bit successive approximation analog-to-digital converters (SAR A/D converter) with 8 input channels. The A/D converter supports three operation modes: single, single-cycle scan and continuous scan mode. The A/D converter can be started by software, PWM Center-aligned trigger and external STADC pin.

6.21.2 Features

- Analog input voltage range: 0~V_{REF}
- 12-bit resolution and 10-bit accuracy is guaranteed
- Up to 8 single-end analog input channels or 4 differential analog input channels
- Up to 760 kSPS conversion rate as ADC clock frequency is 16 MHz (chip working at 5V)
- Three operating modes
 - Single mode: A/D conversion is performed one time on a specified channel
 - Single-cycle scan mode: A/D conversion is performed one cycle on all specified channels with the sequence from the smallest numbered channel to the largest numbered channel
 - Continuous scan mode: A/D converter continuously performs Single-cycle scan mode until software stops A/D conversion
- An A/D conversion can be started by:
 - Writing 1 to ADST bit through software
 - PWM Center-aligned trigger
 - External pin STADC
- Conversion results are held in data registers for each channel with valid and overrun indicators
- Conversion result can be compared with specify value and user can select whether to generate an interrupt when conversion result matches the compare register setting
- Channel 7 supports 3 input sources: external analog voltage, internal Band-gap voltage, and internal temperature sensor output

8 ELECTRICAL CHARACTERISTICS

8.1 Absolute Maximum Ratings

| SYMBOL | PARAMETER | MIN. | MAX | UNIT |
|---|-----------------|--------------|--------------|------|
| DC Power Supply | $V_{DD}-V_{SS}$ | -0.3 | +7.0 | V |
| Input Voltage | V_{IN} | $V_{SS}-0.3$ | $V_{DD}+0.3$ | V |
| Oscillator Frequency | $1/t_{CLCL}$ | 4 | 24 | MHz |
| Operating Temperature | TA | -40 | +85 | °C |
| Storage Temperature | TST | -55 | +150 | °C |
| Maximum Current into V_{DD} | | - | 120 | mA |
| Maximum Current out of V_{SS} | | | 120 | mA |
| Maximum Current sunk by a I/O pin | | | 35 | mA |
| Maximum Current sourced by a I/O pin | | | 35 | mA |
| Maximum Current sunk by total I/O pins | | | 100 | mA |
| Maximum Current sourced by total I/O pins | | | 100 | mA |

Note: Exposure to conditions beyond those listed under absolute maximum ratings may adversely affects the lift and reliability of the device.

8.4.3 Low Voltage Reset Specification

| PARAMETER | CONDITION | MIN. | TYP. | MAX. | UNIT |
|-----------------------|------------------------|------|------|------|------|
| Operation Voltage | - | 0 | - | 5.5 | V |
| Quiescent Current | V _{DD} =5.5 V | - | 1 | 5 | μA |
| Operation Temperature | - | -40 | 25 | 85 | °C |
| Threshold Voltage | Temperature=-40~85°C | 1.7 | 2.0 | 2.3 | V |
| Hysteresis | - | 0 | 0 | 0 | V |

8.4.4 Brown-out Detector Specification

| PARAMETER | CONDITION | MIN. | TYP. | MAX. | UNIT |
|-------------------|-------------------------|------|------|------|------|
| Operation Voltage | - | 0 | - | 5.5 | V |
| Temperature | - | -40 | 25 | 85 | °C |
| Quiescent Current | AV _{DD} =5.5 V | - | - | 125 | μA |
| Brown-out Voltage | BOD_VL[1:0]=11 | 4.2 | 4.4 | 4.6 | V |
| | BOD_VL [1:0]=10 | 3.5 | 3.7 | 3.9 | V |
| | BOD_VL [1:0]=01 | 2.6 | 2.7 | 2.8 | V |
| | BOD_VL [1:0]=00 | 2.1 | 2.2 | 2.3 | V |
| Hysteresis | - | 30 | - | 150 | mV |

8.4.5 Power-on Reset Specification

| PARAMETER | CONDITION | MIN. | TYP. | MAX. | UNIT |
|-----------------------|---------------------------------|------|------|------|------|
| Operation Temperature | - | -40 | 25 | 85 | °C |
| Reset Voltage | V+ | - | 2 | - | V |
| Quiescent Current | V _{in} > reset voltage | - | 1 | - | nA |

8.4.6 Temperature Sensor Specification

| PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|----------------------------------|------------|------|-------|------|-------|
| Operation Voltage ^[1] | | 2.5 | - | 5.5 | V |
| Operation Temperature | | -40 | - | 85 | °C |
| Current Consumption | | 6.4 | - | 10.5 | μA |
| Gain | | | -1.76 | | mV/°C |
| Offset Voltage | Temp=0 °C | | 720 | | mV |

Note: Internal operation voltage comes from internal LDO.

8.4.7 Comparator Specification

| PARAMETER | CONDITION | MIN. | TYP. | MAX. | UNIT |
|------------------------------------|--|------|------|----------------------|------|
| Operation Voltage AV _{DD} | - | 2.5 | | 5.5 | V |
| Operation Temperature | - | -40 | 25 | 85 | °C |
| Operation Current | V _{DD} =3.0 V | - | 20 | 40 | μA |
| Input Offset Voltage | - | - | 5 | 15 | mV |
| Output Swing | - | 0.1 | - | V _{DD} -0.1 | V |
| Input Common Mode Range | - | 0.1 | - | V _{DD} -0.1 | V |
| DC Gain | - | - | 70 | - | dB |
| Propagation Delay | V _{CM} =1.2 V and V _{DIFF} =0.1 V | - | 200 | - | ns |
| Comparison Voltage | 20 mV at V _{CM} =1 V 50 mV at V _{CM} =0.1 V 50 mV at V _{CM} =V _{DD} -1.2 10 mV for non-hysteresis | 10 | 20 | - | mV |
| Hysteresis | V _{CM} =0.4 V ~ V _{DD} -1.2 V | - | ±10 | - | mV |
| Stable Time | C _{INP} =1.3 V C _{INN} =1.2 V | - | - | 2 | μs |

8.4.8 USB PHY Specification

8.4.8.1 USB DC Electrical Characteristics

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|------------------|---|--------------------------------|-------|------|-------|------|
| V _{IH} | Input High (driven) | | 2.0 | | | V |
| V _{IL} | Input Low | | | | 0.8 | V |
| V _{DI} | Differential Input Sensitivity | PADP-PADM | 0.2 | | | V |
| V _{CM} | Differential Common-mode Range | Includes V _{DI} range | 0.8 | | 2.5 | V |
| V _{SE} | Single-ended Receiver Threshold | | 0.8 | | 2.0 | V |
| | Receiver Hysteresis | | | 200 | | mV |
| V _{OL} | Output Low (driven) | | 0 | | 0.3 | V |
| V _{OH} | Output High (driven) | | 2.8 | | 3.6 | V |
| V _{CRS} | Output Signal Cross Voltage | | 1.3 | | 2.0 | V |
| R _{PU} | Pull-up Resistor | | 1.425 | | 1.575 | kΩ |
| V _{TRM} | Termination Voltage for Upstream Port Pull-up (RPU) | | 3.0 | | 3.6 | V |
| Z _{DRV} | Driver Output Resistance | Steady state drive* | | 10 | | Ω |
| C _{IN} | Transceiver Capacitance | Pin to GND | | | 20 | pF |

*Driver output resistance doesn't include series resistor resistance.

8.4.8.2 USB Full-Speed Driver Electrical Characteristics

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|-------------------|-----------------------------|---|------|------|--------|------|
| T _{FR} | Rise Time | C _L =50p | 4 | | 20 | ns |
| T _{FF} | Fall Time | C _L =50p | 4 | | 20 | ns |
| T _{FRFF} | Rise and Fall Time Matching | T _{FRFF} =T _{FR} /T _{FF} | 90 | | 111.11 | % |

8.4.8.3 USB Power Dissipation

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|-------------------|-----------------------------|------------|------|------|------|------|
| I _{VBUS} | VBUS Current (Steady State) | Standby | | 50 | | μA |

9.2 64-pin LQFP (10x10x1.4 mm footprint 2.0 mm)

