

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

ĿXFl

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I <sup>2</sup> C, IrDA, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, LVD, POR, PS2, PWM, WDT
Number of I/O	33
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nuvoton-technology-corporation-america/nuc120le3dn

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### **1 GENERAL DESCRIPTION**

The NuMicro<sup>®</sup> NUC100 series 32-bit microcontroller (MCU) is embedded with the ARM<sup>®</sup> Cortex<sup>®</sup>-M0 core with the cost equivalent to traditional 8-bit MCU. The NUC100 series can be used in consumer electronics, industrial control and applications which requiring rich communication interfaces such as industrial automation, alarm system, energy system and power system.

The NuMicro<sup>®</sup> NUC100 Advanced Line and NUC120 USB Line are embedded with the Cortex<sup>®</sup>-M0 core running up to 50 MHz and features 32/64/128 Kbytes Flash, 4/8/16 Kbytes embedded SRAM and 4 Kbytes loader ROM for the ISP. It operates at a wide voltage range of 2.5V ~ 5.5V and temperature range of -40°C ~ +85°C. The NUC100 series is also provided with plenty of peripheral devices, such as Timers, Watchdog Timer, Window Watchdog Timer, RTC, PDMA with CRC calculation unit, UART, SPI, I<sup>2</sup>C, I<sup>2</sup>S, PWM Timer, GPIO, PS/2, EBI, Smart Card Host, 12-bit ADC, Analog Comparator, Low Voltage Reset Controller and Brown-out Detector. Additionally, the NUC120 USB Line is equipped with a USB 2.0 Full-speed Device. These peripherals have been incorporated into the NUC100 series to reduce component count, board space and system cost.

The NUC100 series is equipped with ISP (In-System Programming), IAP (In-Application-Programming) and ICP (In-Circuit Programming) functions, which allows the user to update the program under software control through the on-chip connectivity interface, such as SWD, UART and USB.

Product Line	UART	SPI	I <sup>2</sup> C	USB	PS/2	I <sup>2</sup> S	SC
NUC100xxxDN	3	4	2	-	1	1	3
NUC120xxxDN	3	4	2	1	1	1	3

Table 1-1 NuMicro® NUC100 Series Connectivity Support Table

- Supports 4 sets of 32-bit timers with 24-bit up-timer and one 8-bit prescale counter
- Independent clock source for each timer
- Provides one-shot, periodic, toggle and continuous counting operation modes
- Supports event counting function
- Supports input capture function
- Watchdog Timer
  - Multiple clock sources
  - 8 selectable time-out period from 1.6 ms ~ 26.0 sec (depending on clock source)
  - Wake-up from Power-down or Idle mode
  - Interrupt or reset selectable on watchdog time-out
- Window Watchdog Timer
  - 6-bit down counter with 11-bit prescale for wide range window selected
- RTC
  - Supports software compensation by setting frequency compensate register (FCR)
  - Supports RTC counter (second, minute, hour) and calendar counter (day, month, year)
  - Supports Alarm registers (second, minute, hour, day, month, year)
  - Selectable 12-hour or 24-hour mode
  - Automatic leap year recognition
  - Supports periodic time tick interrupt with 8 period options 1/128, 1/64, 1/32, 1/16, 1/8, 1/4, 1/2 and 1 second
  - Supports wake-up function
- PWM/Capture
  - Up to four built-in 16-bit PWM generators providing eight PWM outputs or four complementary paired PWM outputs
  - Each PWM generator equipped with one clock source selector, one clock divider, one
    8-bit prescaler and one Dead-Zone generator for complementary paired PWM
  - Up to eight 16-bit digital capture timers (shared with PWM timers) providing eight rising/falling capture inputs
  - Supports Capture interrupt
- UART
  - Up to three UART controllers
  - UART ports with flow control (TXD, RXD, CTS and RTS)
  - UART0 with 64-byte FIFO is for high speed
  - UART1/2(optional) with 16-byte FIFO for standard device
  - Supports IrDA (SIR) and LIN function
  - Supports RS-485 9-bit mode and direction control
  - Programmable baud-rate generator up to 1/16 system clock
  - Supports PDMA mode
- SPI
  - Up to four sets of SPI controllers
  - SPI clock rate of Master can be up to 36 MHz (chip working at 5V); SPI clock rate of Slave can be up to 18 MHz (chip working at 5V)
  - Supports SPI Master/Slave mode
  - Full duplex synchronous serial data transfer
  - Variable length of transfer data from 8 to 32 bits
  - MSB or LSB first data transfer
  - Rx and Tx on both rising or falling edge of serial clock independently
  - Two slave/device select lines in Master mode, and one slave/device select line in Slave mode
  - Supports Byte Suspend mode in 32-bit transmission
  - Supports PDMA mode

### 2.2 NuMicro<sup>®</sup> NUC120 Features – USB Line

- ARM<sup>®</sup> Cortex<sup>®</sup>-M0 core
  - Runs up to 50 MHz
  - One 24-bit system timer
  - Supports low power sleep mode
  - Single-cycle 32-bit hardware multiplier
  - NVIC for the 32 interrupt inputs, each with 4-levels of priority
  - Serial Wire Debug supports with 2 watchpoints/4 breakpoints
- Built-in LDO for wide operating voltage ranges from 2.5 V to 5.5 V
- Flash Memory
  - 32/64/128 Kbytes Flash for program code
  - 4 KB flash for ISP loader
  - Supports In-System-Program (ISP) and In-Application-Program (IAP) application code update
  - 512 byte page erase for flash
  - Configurable Data Flash address and size for 128 KB system, fixed 4 KB Data Flash for the 32 KB and 64 KB system
  - Supports 2-wired ICP update through SWD/ICE interface
  - Supports fast parallel programming mode by external programmer
- SRAM Memory
  - 4/8/16 Kbytes embedded SRAM
  - Supports PDMA mode
- PDMA (Peripheral DMA)
  - Supports 9 channels PDMA for automatic data transfer between SRAM and peripherals
  - Supports CRC calculation with four common polynomials, CRC-CCITT, CRC-8, CRC-16 and CRC-32
- Clock Control
  - Flexible selection for different applications
    - Built-in 22.1184 MHz high speed oscillator for system operation
      - Trimmed to  $\pm 1$  % at  $\pm 25$  °C and V<sub>DD</sub> = 5 V
      - Trimmed to  $\pm 3$  % at -40 °C ~ +85 °C and V<sub>DD</sub> = 2.5 V ~ 5.5 V
  - Built-in 10 kHz low speed oscillator for Watchdog Timer and Wake-up operation
  - Supports one PLL, up to 50 MHz, for high performance system operation
  - External 4~24 MHz high speed crystal input for USB and precise timing operation
  - External 32.768 kHz low speed crystal input for RTC function and low power system operation
- GPIO
  - Four I/O modes:
    - Quasi-bidirectional
    - Push-pull output
    - Open-drain output
    - Input only with high impendence
  - TTL/Schmitt trigger input selectable
  - I/O pin configured as interrupt source with edge/level setting
- Timer
  - Supports 4 sets of 32-bit timers with 24-bit up-timer and one 8-bit prescale counter
  - Independent clock source for each timer
  - Provides one-shot, periodic, toggle and continuous counting operation modes

- Supports event counting function
- Supports input capture function
- Watchdog Timer
  - Multiple clock sources
  - 8 selectable time-out period from 1.6 ms ~ 26.0 sec (depending on clock source)
  - Wake-up from Power-down or Idle mode
  - Interrupt or reset selectable on watchdog time-out
- Window Watchdog Timer
  - 6-bit down counter with 11-bit prescale for wide range window selected
- RTC
  - Supports software compensation by setting frequency compensate register (FCR)
  - Supports RTC counter (second, minute, hour) and calendar counter (day, month, year)
  - Supports Alarm registers (second, minute, hour, day, month, year)
  - Selectable 12-hour or 24-hour mode
  - Automatic leap year recognition
  - Supports periodic time tick interrupt with 8 period options 1/128, 1/64, 1/32, 1/16, 1/8, 1/4, 1/2 and 1 second
  - Supports wake-up function
- PWM/Capture
  - Up to four built-in 16-bit PWM generators providing eight PWM outputs or four complementary paired PWM outputs
  - Each PWM generator equipped with one clock source selector, one clock divider, one 8-bit prescaler and one Dead-Zone generator for complementary paired PWM
  - Up to eight 16-bit digital capture timers (shared with PWM timers) providing eight rising/falling capture inputs
  - Supports Capture interrupt
- UART
  - Up to three UART controllers
  - UART ports with flow control (TXD, RXD, CTS and RTS)
  - UART0 with 64-byte FIFO is for high speed
  - UART1/2(optional) with 16-byte FIFO for standard device
  - Supports IrDA (SIR) and LIN function
  - Supports RS-485 9-bit mode and direction control
  - Programmable baud-rate generator up to 1/16 system clock
  - Supports PDMA mode
- SPI
  - Up to four sets of SPI controllers
  - The maximum SPI clock rate of Master can up to 36 MHz (chip working at 5V)
  - The maximum SPI clock rate of Slave can up to 18 MHz (chip working at 5V)
  - Supports SPI Master/Slave mode
  - Full duplex synchronous serial data transfer
  - Variable length of transfer data from 8 to 32 bits
  - MSB or LSB first data transfer
  - Rx and Tx on both rising or falling edge of serial clock independently
  - Two slave/device select lines in Master mode, and one slave/device select line in Slave mode
  - Supports Byte Suspend mode in 32-bit transmission
  - Supports PDMA mode
  - Supports three wire, no slave select signal, bi-direction interface
- I<sup>2</sup>C



Figure 4-1 NuMicro® NUC100 Series Selection Code

Pin No.					
LQFP 100-pin	LQFP 64-pin	LQFP 48-pin	Pin Name	Pin Type	Description
			I2SMCLK	0	I <sup>2</sup> S master clock output pin.
			SC2PWR	0	SmartCard2 power pin.
			PA.14	I/O	General purpose digital I/O pin.
		26	PWM2	I/O	PWM2 output/Capture input.
63	38		SC2RST	0	SmartCard2 reset pin.
			AD15	I/O	EBI Address/Data bus bit15
			PA.13	I/O	General purpose digital I/O pin.
64	20	27	PWM1	I/O	PWM1 output/Capture input.
64	39		SC2CLK	0	SmartCard2 clock pin.
			AD14	I/O	EBI Address/Data bus bit14
			PA.12	I/O	General purpose digital I/O pin.
05	10	28	PWM0 <b>I/O</b>		PWM0 output/Capture input.
60	40		SC2DAT	0	SmartCard2 data pin.
			AD13	I/O	EBI Address/Data bus bit13
66	41	29	ICE_DAT	I/O	Serial Wire Debugger Data pin
67	42	30	ICE_CLK	I	Serial Wire Debugger Clock pin
68			V <sub>DD</sub>	Р	Power supply for I/O ports and LDO source for internal PLL and digital circuit.
69			V <sub>SS</sub>	Р	Ground pin for digital circuit.
70	43	31	AV <sub>SS</sub>	AP	Ground pin for analog circuit.
			PA.0	I/O	General purpose digital I/O pin.
71	44	32	ADC0	AI	ADC0 analog input.
			SC0PWR	0	SmartCard0 power pin.
			PA.1	I/O	General purpose digital I/O pin.
70	45	33	ADC1	AI	ADC1 analog input.
12	40		SCORST	0	SmartCard0 reset pin.
			AD12	I/O	EBI Address/Data bus bit12
			PA.2	I/O	General purpose digital I/O pin.
70	46	34	ADC2	AI	ADC2 analog input.
13	40		SC0CLK	0	SmartCard0 clock pin.
			AD11	I/O	EBI Address/Data bus bit11
74	47	25	PA.3	I/O	General purpose digital I/O pin.
74	47	35	ADC3	AI	ADC3 analog input.

	Pin No.				
LQFP 100-pin	LQFP 64-pin	LQFP 48-pin	Pin Name	Pin Type	Description
			SCODAT	0	SmartCard0 data pin.
			AD10	I/O	EBI Address/Data bus bit10
			PA.4	I/O	General purpose digital I/O pin.
75	40	36	ADC4	AI	ADC4 analog input.
75 48			SC1PWR	0	SmartCard1 power pin.
			AD9	I/O	EBI Address/Data bus bit9
			PA.5	I/O	General purpose digital I/O pin.
76	40	37	ADC5	AI	ADC5 analog input.
76	49		SC1RST	0	SmartCard1 reset pin.
			AD8	I/O	EBI Address/Data bus bit8
			PA.6	I/O	General purpose digital I/O pin.
77	50	38	ADC6	AI	ADC6 analog input.
	77 50		SC1CLK	I/O	SmartCard1 clock pin.
			AD7	I/O	EBI Address/Data bus bit7
			PA.7	I/O	General purpose digital I/O pin.
		20	ADC7	AI	ADC7 analog input.
78	78 51 SC1DAT <b>O</b>	0	SmartCard1 data pin.		
			SPISS21	I/O	2 <sup>nd</sup> SPI2 slave select pin.
			AD6	I/O	EBI Address/Data bus bit6
79			V <sub>REF</sub>	AP	Voltage reference input for ADC.
80	52	40	AV <sub>DD</sub>	AP	Power supply for internal analog circuit.
01			PD.0	I/O	General purpose digital I/O pin.
01			SPISS20	I/O	1 <sup>st</sup> SPI2 slave select pin.
00			PD.1	I/O	General purpose digital I/O pin.
02			SPICLK2	I/O	SPI2 serial clock pin.
02			PD.2	I/O	General purpose digital I/O pin.
05			MISO20	I/O	1 <sup>st</sup> SPI2 MISO (Master In, Slave Out) pin.
<b>Ω</b> /			PD.3	I/O	General purpose digital I/O pin.
04			MOSI20	I/O	1 <sup>st</sup> SPI2 MOSI (Master Out, Slave In) pin.
95			PD.4	I/O	General purpose digital I/O pin.
60			MISO21	I/O	2 <sup>nd</sup> SPI2 MISO (Master In, Slave Out) pin.
96			PD.5	I/O	General purpose digital I/O pin.
Øð			MOSI21	I/O	2 <sup>nd</sup> SPI2 MOSI (Master Out, Slave In) pin.

### 5 BLOCK DIAGRAM

### 5.1 NuMicro<sup>®</sup> NUC100 Block Diagram



Figure 5-1 NuMicro<sup>®</sup> NUC100 Block Diagram

- 32 external interrupt inputs, each with four levels of priority
- Dedicated Non-maskable Interrupt (NMI) input
- Supports for both level-sensitive and pulse-sensitive interrupt lines
- Supports Wake-up Interrupt Controller (WIC) and, providing Ultra-low Power Sleep mode
- Debug support
  - Four hardware breakpoints
  - Two watchpoints
  - Program Counter Sampling Register (PCSR) for non-intrusive code profiling
  - Single step and vector catch capabilities
- Bus interfaces:
  - Single 32-bit AMBA-3 AHB-Lite system interface that provides simple integration to all system peripherals and memory
  - Single 32-bit slave port that supports the DAP (Debug Access Port)



Figure 6-2 System Reset Resources

There are a total of 8 reset sources in the NuMicro<sup>®</sup> family. In general, CPU reset is used to reset Cortex<sup>®</sup>-M0 only; the other reset sources will reset Cortex<sup>®</sup>-M0 and all peripherals. However, there are small differences between each reset source and they are listed in Table 6-1.

Reset Sources Register	POR	nRESET	WDT	LVR	BOD	CHIP	MCU	CPU
RSTSRC	Bit 0 = 1	Bit 1 = 1	Bit 2 = 1	Bit 3 = 1	Bit 4 = 1	Bit 0 = 1	Bit 5 = 1	Bit 7 = 1
CHIP_RST	0x0	-	-	-	-	-	-	-
(IPRSTC1[0])								
BOD_EN	Reload	Reload	Reload	Reload	-	Reload	Reload	-
(BODCR[0])	CONFIG0	CONFIG0	CONFIG0	CONFIG0		CONFIG0	CONFIG0	
BOD_VL								
(BODCR[2:1])								
BOD_RSTEN								
(BODCR[3])								
XTL12M_EN	Reload	-						
(PWRCON[0])	CONFIG0							
WDT_EN	0x1	-	0x1	-	-	0x1	-	-
(APBCLK[0])								
HCLK_S	Reload	-						
(CLKSEL0[2:0])	CONFIG0							
WDT_S	0x3	0x3	-	-	-	-	-	-

## NUC100/120xxxDN

## nuvoTon



Figure 6-10 Clock Generator Global View Diagram

## ηυνοτοη

### 6.3.2 Clock Generator

The clock generator consists of 5 clock sources as listed below:

- One external 32.768 kHz low speed crystal
- One external 4~24 MHz high speed crystal
- One programmable PLL FOUT (PLL source consists of external 4~24 MHz high speed crystal and internal 22.1184 MHz high speed oscillator)
- One internal 22.1184 MHz high speed oscillator
- One internal 10 kHz low speed oscillator



Figure 6-11 Clock Generator Block Diagram

### 6.7 PDMA Controller (PDMA)

#### 6.7.1 Overview

The NuMicro<sup>®</sup> NUC100 series DMA contains nine-channel peripheral direct memory access (PDMA) controller and a cyclic redundancy check (CRC) generator.

The PDMA that transfers data to and from memory or transfer data to and from APB devices. For PDMA channel (PDMA CH0~CH8), there is one-word buffer as transfer buffer between the Peripherals APB devices and Memory. Software can stop the PDMA operation by disable PDMA PDMA\_CSRx[PDMACEN]. The CPU can recognize the completion of a PDMA operation by software polling or when it receives an internal PDMA interrupt. The PDMA controller can increase source or destination address or fixed them as well.

The DMA controller contains a cyclic redundancy check (CRC) generator that can perform CRC calculation with programmable polynomial settings. The CRC engine supports CPU PIO mode and DMA transfer mode.

#### 6.7.2 Features

- Supports nine PDMA channels and one CRC channel. Each PDMA channel can support a unidirectional transfer
- AMBA AHB master/slave interface compatible, for data transfer and register read/write
- Hardware round robin priority scheme. DMA channel 0 has the highest priority and channel 8 has the lowest priority
- PDMA operation
  - Peripheral-to-memory, memory-to-peripheral, and memory-to-memory transfer
  - Supports word/half-word/byte transfer data width from/to peripheral
  - Supports address direction: increment, fixed.
- Cyclic Redundancy Check (CRC)
  - Supports four common polynomials CRC-CCITT, CRC-8, CRC-16, and CRC-32
    - CRC-CCITT:  $X^{16} + X^{12} + X^5 + 1$
    - CRC-8:  $X^8 + X^2 + X + 1$
    - CRC-16:  $X^{16} + X^{15} + X^2 + 1$
    - CRC-32:  $X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^8 + X^7 + X^5 + X^4 + X^2 + X + 1$
  - Supports programmable CRC seed value.
  - Supports programmable order reverse setting for input data and CRC checksum.
  - Supports programmable 1's complement setting for input data and CRC checksum.
  - Supports CPU PIO mode or DMA transfer mode.
  - Supports the follows write data length in CPU PIO mode
    - 8-bit write mode (byte): 1-AHB clock cycle operation.
    - 16-bit write mode (half-word): 2-AHB clock cycle operation.
    - 32-bit write mode (word): 4-AHB clock cycle operation.
  - Supports byte alignment transfer data length and word alignment transfer source address in CRC DMA mode.

### 6.14 UART Interface Controller (UART)

The NuMicro<sup>®</sup> NUC100 series provides up to three channels of Universal Asynchronous Receiver/Transmitters (UART). UART0 supports High Speed UART and UART1~2 perform Normal Speed UART. Besides, only UART0 and UART1 support the flow control function.

#### 6.14.1 Overview

The Universal Asynchronous Receiver/Transmitter (UART) performs a serial-to-parallel conversion on data received from the peripheral, and a parallel-to-serial conversion on data transmitted from the CPU. The UART controller also supports IrDA SIR, LIN master/slave mode and RS-485 mode functions. Each UART channel supports seven types of interrupts including:

- Transmitter FIFO empty interrupt (INT\_THRE)
- Receiver threshold level reached interrupt (INT\_RDA),
- Line status interrupt (parity error or frame error or break interrupt) (INT\_RLS),
- Receiver buffer time-out interrupt (INT\_TOUT),
- MODEM/Wake-up status interrupt (INT\_MODEM),
- Buffer error interrupt (INT\_BUF\_ERR)
- LIN interrupt (INT\_LIN)

Interrupts of UART0 and UART2 share the interrupt number 12 (vector number is 28); Interrupt number 13 (vector number is 29) only supports UART1 interrupt. Refer to the Nested Vectored Interrupt Controller chapter for System Interrupt Map.

The UART0 is built-in with a 64-byte transmitter FIFO (TX\_FIFO) and a 64-byte receiver FIFO (RX\_FIFO) that reduces the number of interrupts presented to the CPU. The UART1~2 are equipped with 16-byte transmitter FIFO (TX\_FIFO) and 16-byte receiver FIFO (RX\_FIFO). The CPU can read the status of the UART at any time during the operation. The reported status information includes the type and condition of the transfer operations being performed by the UART, as well as 4 error conditions (parity error, frame error, break interrupt and buffer error) probably occur while receiving data. The UART includes a programmable baud rate generator that is capable of dividing clock input by divisors to produce the serial clock that transmitter and receiver need. The baud rate equation is Baud Rate = UART\_CLK / M \* [BRD + 2], where M and BRD are defined in Baud Rate Divider Register (UA\_BAUD). Table 6-6 lists the equations in the various conditions and Table 6-7 lists the UART baud rate setting table.

Mode	DIV_X_EN	DIV_X_ONE	Divider X	BRD	Baud Rate Equation
0	0	0	Don't care	А	UART_CLK / [16 * (A+2)]
1	1	0	В	А	UART_CLK / [(B+1) * (A+2)] , B must >= 8
2	1	1	Don't care	А	UART_CLK / (A+2), A must >=3

Table 6-6 UAR	F Baud Rate	Equation
---------------	-------------	----------

System Clock = Internal 22.1184 MHz High Speed Oscillator									
Baud Rate	Mode 0		м	ode 1	Mode 2				
	Parameter	Register	Parameter	Register	Parameter	Register			
921600	x	х	A=0,B=11	0x2B00_0000	A=22	0x3000_0016			

SIR Protocol encoder/decoder. The IrDA SIR Protocol encoder/decoder is half-duplex only. So it cannot transmit and receive data at the same time. The IrDA SIR physical layer specifies a minimum 10ms transfer delay between transmission and reception, and this delay feature must be implemented by software.

The alternate function of UART controllers is LIN (Local Interconnect Network) function. The LIN mode is selected by setting the UA\_FUN\_SEL[1:0] to '01'. In LIN mode, 1 start bit and 8 data bits format with 1 stop bit are required in accordance with the LIN standard.

For NuMicro<sup>®</sup> NUC100 series, another alternate function of UART controllers is RS-485 9-bit mode, and direction control provided by /RTS pin or can program GPIO (PB.2 for UART0\_nRTS and PB.6 for UART1\_nRTS) to implement the function by software. The RS-485 mode is selected by setting the UA\_FUN\_SEL register to select RS-485 function. The RS-485 transceiver control is implemented using the /RTS control signal from an asynchronous serial port to enable the RS-485 transceiver. In RS-485 mode, many characteristics of the receiving and transmitting are same as UART.

#### 6.14.2 Features

- Full duplex, asynchronous communications
- Separates receive / transmit 64/16/16 bytes (UART0/UART1/UART2) entry FIFO for data payloads
- Supports hardware auto flow control/flow control function (CTS, RTS) and programmable RTS flow control trigger level (UART0 and UART1 support)
- Programmable receiver buffer trigger level
- Supports programmable baud-rate generator for each channel individually
- Supports CTS wake-up function (UART0 and UART1 support)
- Supports 7-bit receiver buffer time-out detection function
- UART0/UART1 can through DMA channels to receive/transmit data
- Programmable transmitting data delay time between the last stop and the next start bit by setting UA\_TOR [DLY] register
- Supports break error, frame error, parity error and receive / transmit buffer overflow detect function
- Fully programmable serial-interface characteristics
  - Programmable data bit length, 5-, 6-, 7-, 8-bit character
  - Programmable parity bit, even, odd, no parity or stick parity bit generation and detection
  - Programmable stop bit length, 1, 1.5, or 2 stop bit generation
- IrDA SIR function mode
  - Supports 3-/16-bit duration for normal mode
- LIN function mode
  - Supports LIN master/slave mode
  - Supports programmable break generation function for transmitter
  - Supports break detect function for receiver
- RS-485 function mode.

### 6.15 Smart Card Host Interface (SC)

#### 6.15.1 Overview

The Smart Card Interface controller (SC controller) is based on ISO/IEC 7816-3 standard and fully compliant with PC/SC Specifications. It also provides status of card insertion/removal.

#### 6.15.2 Features

- ISO7816-3 T=0, T=1 compliant
- EMV2000 compliant
- Supports up to three ISO7816-3 ports
- Separates receive/ transmit 4 byte entry buffer for data payloads
- Programmable transmission clock frequency
- Programmable receiver buffer trigger level
- Programmable guard time selection (11 ETU ~ 266 ETU)
- One 24-bit and two 8-bit time-out counters for Answer to Request (ATR) and waiting times processing
- Supports auto inverse convention function
- Supports transmitter and receiver error retry and error retry number limitation function
- Supports hardware activation sequence process
- Supports hardware warm reset sequence process
- Supports hardware deactivation sequence process
- Supports hardware auto deactivation sequence when detecting the card removal

### 6.18 Serial Peripheral Interface (SPI)

#### 6.18.1 Overview

The Serial Peripheral Interface (SPI) is a synchronous serial data communication protocol that operates in full duplex mode. Devices communicate in Master/Slave mode with the 4-wire bidirection interface. The NuMicro<sup>®</sup> NUC100 series contains up to four sets of SPI controllers performing a serial-to-parallel conversion on data received from a peripheral device, and a parallel-to-serial conversion on data transmitted to a peripheral device. Each set of SPI controller can be configured as a master or a slave device.

The SPI controller supports the variable serial clock function for special applications and 2-bit Transfer mode to connect 2 off-chip slave devices at the same time. This controller also supports the PDMA function to access the data buffer and also supports Dual I/O Transfer mode.

#### 6.18.2 Features

- Up to four sets of SPI controllers
- Supports Master or Slave mode operation
- Supports 2-bit Transfer mode
- Supports Dual I/O Transfer mode
- Configurable bit length of a transfer word from 8 to 32-bit
- Provides separate 8-layer depth transmit and receive FIFO buffers
- Supports MSB first or LSB first transfer sequence
- Two slave select lines in Master mode
- Supports the byte reorder function
- Supports Byte or Word Suspend mode
- Variable output serial clock frequency in Master mode
- Supports PDMA transfer
- Supports 3-wire, no slave select signal, bi-direction interface

### 8 ELECTRICAL CHARACTERISTICS

### 8.1 Absolute Maximum Ratings

SYMBOL	PARAMETER	MIN.	MAX	UNIT
DC Power Supply	$V_{DD} - V_{SS}$	-0.3	+7.0	V
Input Voltage	V <sub>IN</sub>	V <sub>ss</sub> -0.3	V <sub>DD</sub> +0.3	V
Oscillator Frequency	1/t <sub>CLCL</sub>	4	24	MHz
Operating Temperature	ТА	-40	+85	°C
Storage Temperature	TST	-55	+150	°C
Maximum Current into V <sub>DD</sub>		-	120	mA
Maximum Current out of $V_{ss}$			120	mA
Maximum Current sunk by a I/O pin			35	mA
Maximum Current sourced by a I/O pin			35	mA
Maximum Current sunk by total I/O pins			100	mA
Maximum Current sourced by total I/O pins			100	mA

**Note:** Exposure to conditions beyond those listed under absolute maximum ratings may adversely affects the lift and reliability of the device.

## NUC100/120xxxDN


	SVM	SPECIFICATION				TEST CONDITIONS			
FARAMETER	5 T WI.	MIN.	TYP.	MAX.	UNIT				5
	I <sub>DD16</sub>		125		μΑ	3.3V	32.768 kHz	Х	х
	I		125			$V_{\text{DD}}$	LIRC	PLL	All IP
Operating Current	IDD17		125		μA	5.5V	10 kHz	Х	V
Normal Run Mode	I <sub>DD18</sub>		120		μA	5.5V	10 kHz	Х	Х
at 10 kHz	I <sub>DD19</sub>		125		μA	3.3V	10 kHz	Х	V
	I <sub>DD20</sub>		120		μΑ	3.3V	10 kHz	Х	Х
			20		m۸	$V_{\text{DD}}$	XTAL	PLL	All IP
Operating Current	IDLE1		20		mA	5.5V	12 MHz	V	V
Idle Mode	I <sub>IDLE2</sub>		10		mA	5.5V	12 MHz	V	Х
at 50 MHz	I <sub>IDLE3</sub>		27		mA	3.3V	12 MHz	V	V
	I <sub>IDLE4</sub>		9		mA	3.3V	12 MHz	V	Х
	I <sub>IDLE5</sub>		7.5		m۸	$V_{\text{DD}}$	XTAL	PLL	All IP
Operating Current						5.5V	12 MHz	Х	V
Idle Mode	I <sub>IDLE6</sub>		2.4		mA	5.5V	12 MHz	Х	Х
at 12 MHz	I <sub>IDLE7</sub>		6.5		mA	3.3V	12 MHz	Х	V
	I <sub>IDLE8</sub>		1.5		mA	3.3V	12 MHz	Х	Х
	1		2.2		m۸	$V_{\text{DD}}$	XTAL	PLL	All IP
Operating Current	IDLE9		3.3		ШA	5.5V	4 MHz	Х	V
Idle Mode	I <sub>IDLE10</sub>		1.7		mA	5.5V	4 MHz	Х	Х
at 4 MHz	I <sub>IDLE11</sub>		2.4		mA	3.3V	4 MHz	Х	V
	I <sub>IDLE12</sub>		0.8		mA	3.3V	4 MHz	Х	Х
						$V_{\text{DD}}$	XTAL	PLL	All IP
	I <sub>IDLE13</sub>		133		μΑ	5.5V	32.768 kHz	Х	V
Operating Current Idle Mode	I <sub>IDLE14</sub>		120		μΑ	5.5V	32.768 kHz	Х	х
at 32.768 kHz	I <sub>IDLE15</sub>		133		μΑ	3.3V	32.768 kHz	Х	V
	I <sub>IDLE16</sub>		120		μΑ	3.3V	32.768 kHz	Х	х
Operating Current	I <sub>IDLE13</sub>		122		μA	$V_{DD}$	LIRC	PLL	All IP

## NUC100/120xxxDN

### 9.2 64-pin LQFP (10x10x1.4 mm footprint 2.0 mm)



\_

0.018

\_\_\_\_\_

0

0.024

0.039

0.004

3.5

0.030

\_\_\_\_\_

\_

7

L

L1

У

θ

0.45

\_\_\_\_\_

\_

0

0.60

1.00

0.10

3.5

0.75

\_\_\_\_\_

\_

7