



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	HCS12
Core Size	16-Bit
Speed	25MHz
Connectivity	CANbus, I ² C, SCI, SPI
Peripherals	PWM, WDT
Number of I/O	91
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	12K x 8
Voltage - Supply (Vcc/Vdd)	2.35V ~ 5.25V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	112-LQFP
Supplier Device Package	112-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s12dp512vpve

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Revision History

Version Number	Revision Date	Effective Date	Author	Description of Changes
V01.00	27 Nov 2001	11 Feb 2002		- Initial version based on DP256 V2.09.
V01.01	13 Mar 2002	13 Mar 2002		 Updated document formats. Removed reference to SIM in overview. Changed XCLKS to PE7 in signal description. Removed "Oscillator start-up time from POR or STOP" from Oscillator Characterisitcs. Changed VDD and VDDPLL to 2.35V. Updated C_{INS}. Updated I_{OL}/I_{OH} values. Updated input capacitance. Updated NVM timing characteristics.
V01.02	02 Apr 2002	02 Apr 2002		- Updated document reference (SPI, SCI).
V01.03	15 Apr 2002	15 Apr 2002		 Corrected values in device memory map (RAM start, flash protected sector sizes). Updated document reference (SCI).
V01.04	06 Jun 2002	06 Jun 2002		- Changed all operating frequency references to 50MHz EXTAL and removed references to 80 pin LQFP.
V01.05	05 Jul 2002	05 Jul 2002		 Preface Table "Document References": Changed to full naming for each block. Table "Interrupt Vector Locations", Column "Local Enable": Corrected several register and bit names. Table "Signal Properties": Added column "Internal Pull Resistor". Table "PLL Characteristics": Updated parameters K1 and f1 Figure "Basic PII functional diagram": Inserted XFC pin in diagram Enhanced section "XFC Component Selection" Added to Sections ATD, ECT and PWM: freeze mode = active BDM mode.

Freescale reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Freescale does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Freescale products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale was negligent regarding the design or manufacture of the part.



Figure 1-1 MC9S12DP512 Block Diagram



Figure 1-2 MC9S12DP512 Memory Map

* Assuming that a '0' was driven onto port K bit 7 during MCU is reset into normal expanded wide or narrow mode.

\$0040 - \$007F

ECT (Enhanced Capture Timer 16 Bit 8 Channels)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$0068	ICPAR	Read: Write:	0	0	0	0	PA3EN	PA2EN	PA1EN	PA0EN
\$0069	DLYCT	Read: Write:	0	0	0	0	0	0	DLY1	DLY0
\$006A	ICOVW	Read: Write:	NOVW7	NOVW6	NOVW5	NOVW4	NOVW3	NOVW2	NOVW1	NOVW0
\$006B	ICSYS	Read: Write:	SH37	SH26	SH15	SH04	TFMOD	PACMX	BUFEN	LATQ
\$006C	Reserved	Read: Write:								
\$006D	TIMTST Test Only	Read: Write:	0	0	0	0	0	0	ТСВҮР	0
\$006E - \$006F	Reserved	Read: Write:								
\$0070	PBCTL	Read: Write:	0	PBEN	0	0	0	0	PBOVI	0
\$0071	PBFLG	Read: Write:	0	0	0	0	0	0	PBOVF	0
\$0072	PA3H	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$0073	PA2H	Read: Write	Bit 7	6	5	4	3	2	1	Bit 0
\$0074	PA1H	Read:	Bit 7	6	5	4	3	2	1	Bit 0
\$0075	PA0H	Read:	Bit 7	6	5	4	3	2	1	Bit 0
\$0076	MCCNT (hi)	Read: Write:	Bit 15	14	13	12	11	10	9	Bit 8
\$0077	MCCNT (lo)	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$0078	TC0H (hi)	Read: Write	Bit 15	14	13	12	11	10	9	Bit 8
\$0079	TC0H (lo)	Read: Write	Bit 7	6	5	4	3	2	1	Bit 0
\$007A	TC1H (hi)	Read: Write	Bit 15	14	13	12	11	10	9	Bit 8
\$007B	TC1H (lo)	Read: Write	Bit 7	6	5	4	3	2	1	Bit 0
\$007C	TC2H (hi)	Read:	Bit 15	14	13	12	11	10	9	Bit 8
\$007D	TC2H (lo)	Read:	Bit 7	6	5	4	3	2	1	Bit 0
\$007E	TC3H (hi)	Read:	Bit 15	14	13	12	11	10	9	Bit 8
\$007F	TC3H (lo)	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0

\$0080 - \$009F

ATD0 (Analog to Digital Converter 10 Bit 8 Channel)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$0080	ATD0CTL0	Read:	0	0	0	0	0	0	0	0
• • • • •		Write:	0	0	0	0	0	0	0	0
\$0081	ATD0CTL1	Write [.]	0	0	0	0	0	0	0	0
		Read:								ASCIF
\$0082	AID0C1L2	Write:	ADPU	AFFC	AWAI	EIRIGLE	ETRIGP	ETRIG	ASCIE	
\$0083	ATD0CTL3	Read: Write:	0	S8C	S4C	S2C	S1C	FIFO	FRZ1	FRZ0
\$0084	ATD0CTL4	Read: Write:	SRES8	SMP1	SMP0	PRS4	PRS3	PRS2	PRS1	PRS0
\$0085	ATD0CTL5	Read: Write:	DJM	DSGN	SCAN	MULT	0	CC	СВ	CA
\$0086	ATD0STAT0	Read: Write:	SCF	0	ETORF	FIFOR	0	CC2	CC1	CC0
\$0087	Reserved	Read:	0	0	0	0	0	0	0	0
ψ000 <i>1</i>	Reserved	Write:								
\$0088	ATD0TEST0	Read:	0	0	0	0	0	0	0	0
		Read:	0	0	0	0	0	0	0	
\$0089	ATD0TEST1	Write:	-	-	-	-	-	-	-	SC
\$008A	Reserved	Read:	0	0	0	0	0	0	0	0
\$556 , 1	Received	Write:	0.057	0.050	0.055	0.054	0.050	0050	0054	0.050
\$008B	ATD0STAT1	Read:	CCF7	CCF6	CCF5	CCF4	CCF3	CCF2	CCF1	CCF0
		Read:	0	0	0	0	0	0	0	0
\$008C	Reserved	Write:	-	-	-		-	-	-	-
\$008D	ATD0DIEN	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$008E	Reserved	Read:	0	0	0	0	0	0	0	0
WOODE	Reserved	Write:		-	_	_	_	_		
\$008F	PORTAD0	Read:	Bit 7	6	5	4	3	2	1	Bit 0
		Read [.]	Bit 15	14	13	12	11	10	9	Bit 8
\$0090	ATD0DR0H	Write:	Bit To		10	12		10		Bit 0
\$0091		Read:	Bit 7	6	5	4	3	2	1	Bit 0
ψ0031	AIDODI(OL	Write:							_	
\$0092	ATD0DR1H	Read: Write:	Bit 15	14	13	12	11	10	9	Bit 8
\$0000		Read:	Bit 7	6	5	4	3	2	1	Bit 0
20093	AIDUDRIL	Write:								
\$0094	ATD0DR2H	Read:	Bit 15	14	13	12	11	10	9	Bit 8
• • • •	-	Write:	D:4 7			4	2	0	4	DHO
\$0095	ATD0DR2L	Write:	BIT 7	0	5	4	3	2	1	BITU
\$ \$\$\$\$\$		Read:	Bit 15	14	13	12	11	10	9	Bit 8
\$0096	AI DODR3H	Write:								
\$0097	ATD0DR3I	Read:	Bit 7	6	5	4	3	2	1	Bit 0
		Write:		4 4	40	10	4.4	10	0	Dit 0
\$0098	ATD0DR4H	Read: Write:		14	13	12	11	ΊU	9	ΒΙΙ δ

\$00D8 - \$00DF

SPI0 (Serial Peripheral Interface)

Address	Name	[Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$00DC	Percentred	Read:	0	0	0	0	0	0	0	0
\$00DC	Reserveu	Write:								
\$00DD	SPI0DR	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$00DE -	Percentred	Read:	0	0	0	0	0	0	0	0
\$00DF	Reserved	Write:								

\$00E0 - \$00E7

IIC (Inter IC Bus)

Address	Name		Bit 7	Bit 6	Bit 5	Rit 4	Bit 3	Bit 2	Bit 1	Bit 0
//uur033	Nume			Dit O	DICO		Dit O			Dit U
\$00E0	IBAD	Read:								0
QOOLO		Write:	//DIX/	ABIO	//DITO	//DIT4	ABRO	ADIA	ADICI	0
\$00F4		Read:		IDOG	IDOC					
\$00E1	IBED	Write:	IBC1	IBC0	IBC2	IBC4	IBC3	IBC2	IBC1	IBC0
¢0050		Read:		וסור			TVAK	0	0	
\$00E2	IDCK	Write:	IDEIN		IVIS/SL	17/67	IAAN	RSTA		IDOVVAI
¢00E2		Read:	TCF	IAAS	IBB		0	SRW	IDIE	RXAK
φ00E2	IDSK	Write:				IDAL			IDIF	
ФОО Г 4	סססו	Read:	DZ	DC	Dr		D 2	D 0		
\$00⊏4	IDDR	Write:	Di	00	D5	D4	03	DZ	וט	00
\$00E5 -	Basarvad	Read:	0	0	0	0	0	0	0	0
\$00E7	Reserved	Write:								

\$00E8 - \$00EF

BDLC (Bytelevel Data Link Controller J1850)

Address	Name	[Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$00E8	DLCBCR1	Read: Write:	IMSG	CLKS	0	0	0	0	IE	WCM
\$00E9	DLCBSVR	Read:	0	0	13	12	11	10	0	0
\$00EA	DLCBCR2	Write: Read: Write:	SMRST	DLOOP	RX4XE	NBFS	TEOD	TSIFR	TMIFR1	TMIFR0
\$00EB	DLCBDR	Read: Write:	D7	D6	D5	D4	D3	D2	D1	D0
\$00EC	DLCBARD	Read: Write:	0	RXPOL	0	0	BO3	BO2	BO1	BO0
\$00ED	DLCBRSR	Read: Write:	0	0	R5	R4	R3	R2	R1	R0
\$00EE	DLCSCR	Read:	0	0	0	BDLCE	0	0	0	0
\$00EF	DLCBSTAT	Write: Read:	0	0	0	0	0	0	0	IDLE
-		vvrite:								

\$0100 - \$010F Flash Control Register (fts512k4)

Address	Name	1	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$0106	FCMD	Read:	0			0	0		0	
φυτυυ	I CIVID	Write:			CIVIDDS			CIVIDD2		CINIDBO
¢0107	Basarvad	Read:	0	0	0	0	0	0	0	0
φ010 <i>1</i>	Reserveu	Write:								
¢0100		Read:	Dit 15	14	10	10	11	10	0	Dit 0
Φ 0100	FADDRHI	Write:	DIL IO	14	13	12		10	9	DILO
¢0100		Read:	Bit 7	6	Б	1	2	C	1	Rit O
φ0109	FADDRLO	Write:		0	5	4	5	2	1	DIL U
¢010A	ЕПАТАНІ	Read:	Bit 15	1/	13	12	11	10	٥	Rit 8
ψυτυ λ		Write:	DICTO	14	15	12	11	10	9	DILO
¢010₽		Read:	Bit 7	6	Б	1	2	C	1	Rit O
φ010B	FDAIALO	Write:		0	5	4	5	2	1	DIL U
\$010C -	Peconyod	Read:	0	0	0	0	0	0	0	0
\$010F	Reserveu	Write:								

\$0110 - \$011B

EEPROM Control Register (eets4k)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$0110	ECLKDIV	Read: Write:	EDIVLD	PRDIV8	EDIV5	EDIV4	EDIV3	EDIV2	EDIV1	EDIV0
\$0111 -	Pasarvad	Read:	0	0	0	0	0	0	0	0
\$0112	Reserved	Write:								
\$0113	ECNEG	Read:	CBEIE	CCIE	0	0	0	0	0	0
φοτιο	LONG	Write:		0012						
\$0114	EPROT	Read:	EPOPEN	NV6	NV5	NV4	EPDIS	EP2	EP1	EP0
φσττι	211101	Write:					2. 2.0			2.0
\$0115	ESTAT	Read:	CBEIE	CCIF	PVIOI	ACCERR	0	BLANK	0	0
φοτιο	201/1	Write:			1 1102	/ OOLININ				
\$0116	ECMD	Read:	0	CMDB6	CMDB5	0	0	CMDB2	0	CMDB0
v ollo		Write:								
\$0117	Reserved	Read:	0	0	0	0	0	0	0	0
~ ~~~~		Write:								
\$0118	EADDRHI	Read:	0	0	0	0	0	10	9	Bit 8
v ol i o		Write:								
\$0119	EADDRLO	Read:	Bit 7	6	5	4	3	2	1	Bit 0
		Write:			-					
\$011A	EDATAHI	Read:	Bit 15	14	13	12	11	10	9	Bit 8
• -		Write:			-				_	
		Dood	1							
\$011B	EDATALO	Reau.	Bit 7	6	5	4	3	2	1	Bit 0

\$011C - \$011F

Reserved for RAM Control Register

Address	Name	[Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$011C - Bosonico	Becorved	Read:	0	0	0	0	0	0	0	0
\$011F	Reserveu	Write:								

\$0120 - \$013F

ATD1 (Analog to Digital Converter 10 Bit 8 Channel)

Address	Name	[Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
¢0120		Read:	Bit 7	6	5	4	3	2	1	Bit 0
ф0139	AIDIDR4L	Write:								
¢0124		Read:	Bit 15	14	13	12	11	10	9	Bit 8
φ013A	AIDIDKON	Write:								
¢012D		Read:	Bit 7	6	5	4	3	2	1	Bit 0
φ013D	AIDIDROL	Write:								
¢0400		Read:	Bit 15	14	13	12	11	10	9	Bit 8
φ013C	AIDIDKON	Write:								
¢012D		Read:	Bit 7	6	5	4	3	2	1	Bit 0
φ013D	AIDIDROL	Write:								
¢012E		Read:	Bit 15	14	13	12	11	10	9	Bit 8
φ013E	AIDIDR/H	Write:								
¢010E		Read:	Bit 7	6	5	4	3	2	1	Bit 0
\$013F	ATD1DR7L	Write:								

\$0140 - \$017F

CAN0 (Freescale Scalable CAN - FSCAN)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$0140	CAN0CTL0	Read: Write:	RXFRM	RXACT	CSWAI	SYNCH	TIME	WUPE	SLPRQ	INITRQ
\$0141	CAN0CTL1	Read: Write:	CANE	CLKSRC	LOOPB	LISTEN	0	WUPM	SLPAK	INITAK
\$0142	CAN0BTR0	Read: Write:	SJW1	SJW0	BRP5	BRP4	BRP3	BRP2	BRP1	BRP0
\$0143	CAN0BTR1	Read: Write:	SAMP	TSEG22	TSEG21	TSEG20	TSEG13	TSEG12	TSEG11	TSEG10
\$0144	CANORFLG	Read: Write:	WUPIF	CSCIF	RSTAT1	RSTAT0	TSTAT1	TSTAT0	OVRIF	RXF
\$0145	CANORIER	Read: Write:	WUPIE	CSCIE	RSTATE1	RSTATE0	TSTATE1	TSTATE0	OVRIE	RXFIE
\$0146	CAN0TFLG	Read: Write:	0	0	0	0	0	TXE2	TXE1	TXE0
\$0147	CAN0TIER	Read: Write:	0	0	0	0	0	TXEIE2	TXEIE1	TXEIE0
\$0148	CAN0TARQ	Read: Write:	0	0	0	0	0	ABTRQ2	ABTRQ1	ABTRQ0
\$0149	CANOTAAK	Read:	0	0	0	0	0	ABTAK2	ABTAK1	ABTAK0
\$014A	CAN0TBSEL	Read:	0	0	0	0	0	TX2	TX1	TX0
\$014B	CAN0IDAC	Read:	0	0	IDAM1	IDAM0	0	IDHIT2	IDHIT1	IDHIT0
\$014C - \$014D	Reserved	Read:	0	0	0	0	0	0	0	0
\$014D	CAN0RXERR	Read:	RXERR7	RXERR6	RXERR5	RXERR4	RXERR3	RXERR2	RXERR1	RXERR0
\$014F	CAN0TXERR	Read: Write:	TXERR7	TXERR6	TXERR5	TXERR4	TXERR3	TXERR2	TXERR1	TXERR0
\$0150 - \$0153	CAN0IDAR0 - CAN0IDAR3	Read: Write:	AC7	AC6	AC5	AC4	AC3	AC2	AC1	AC0

\$0140 - \$017F CAN0 (Freescale Scalable CAN - MSCAN)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$0154 - \$0157	CAN0IDMR0 - CAN0IDMR3	Read: Write:	AM7	AM6	AM5	AM4	AM3	AM2	AM1	AM0
\$0158 - \$015B	CAN0IDAR4 - CAN0IDAR7	Read: Write:	AC7	AC6	AC5	AC4	AC3	AC2	AC1	AC0
\$015C - \$015F	CAN0IDMR4 - CAN0IDMR7	Read: Write:	AM7	AM6	AM5	AM4	AM3	AM2	AM1	AM0
\$0160 -		Read:		FOF	REGROUN	D RECEIV	E BUFFER	see Table	1-2	
\$016F	CANORAFG	Write:								
\$0170 - \$017F	CAN0TXFG	Read: Write:		FOREGROUND TRANSMIT BUFFER see Table 1-2						

Table 1-2 Detailed MSCAN Foreground Receive and Transmit Buffer Layout

A	N La san a		D:4 7	D:4 0	D:1 C	D:1.4	D:1 0	D:1 0	D:44	D:4 0
Address	Name	- ·	Bit /	BIT 6	BIt 5	Bit 4	BIT 3	Bit 2	BIT	BITU
• •	Extended ID	Read:	ID28	ID27	ID26	ID25	ID24	ID23	ID22	ID21
\$xxx0	Standard ID	Read:	ID10	ID9	ID8	ID7	ID6	ID5	ID4	ID3
	CANxRIDR0	Write:								
	Extended ID	Read:	ID20	ID19	ID18	SRR=1	IDE=1	ID17	ID16	ID15
\$xxx1	Standard ID	Read:	ID2	ID1	ID0	RTR	IDE=0			
	CANxRIDR1	Write:								
	Extended ID	Read:	ID14	ID13	ID12	ID11	ID10	ID9	ID8	ID7
\$xxx2	Standard ID	Read:								
	CANxRIDR2	Write:								
	Extended ID	Read:	ID6	ID5	ID4	ID3	ID2	ID1	ID0	RTR
\$xxx3	Standard ID	Read:								
	CANxRIDR3	Write:								
\$xxx4 -	CANxRDSR0 -	Read:	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
\$xxxB	CANxRDSR7	Write:								
^		Read:					DLC3	DLC2	DLC1	DLC0
\$xxxC	CANRXDLR	Write:								
* D	D	Read:								
\$xxxD	Reserved	Write:								
ф –	OAN DTODU	Read:	TSR15	TSR14	TSR13	TSR12	TSR11	TSR10	TSR9	TSR8
\$xxx⊨	CANXRISRH	Write:								
<u> </u>		Read:	TSR7	TSR6	TSR5	TSR4	TSR3	TSR2	TSR1	TSR0
\$xxx⊦	CANXRISRL	Write:								
	Extended ID	Read:								
• • • •	CANxTIDR0	Write:	ID28	ID27	ID26	ID25	ID24	ID23	ID22	ID21
\$xx10	Standard ID	Read:								
		Write:	ID10	ID9	ID8	ID7	ID6	ID5	ID4	ID3
	Extended ID	Read:		15.10						
• • • •	CANxTIDR1	Write:	ID20	ID19	ID18	SRR=1	IDE=1	ID17	ID16	ID15
\$xx11	Standard ID	Read:								
		Write:	ID2	ID1	ID0	RTR	IDE=0			
	Extended ID	Read:								
	CANxTIDR2	Write	ID14	ID13	ID12	ID11	ID10	ID9	ID8	ID7
\$xx12	Standard ID	Read								
		Write [.]								
		witho.								

\$0180 - \$01BF

CAN1 (Freescale Scalable CAN - FSCAN)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$0194 - \$0197	CAN1IDMR0 - CAN1IDMR3	Read: Write:	AM7	AM6	AM5	AM4	AM3	AM2	AM1	AM0
\$0198 - \$019B	CAN1IDAR4 - CAN1IDAR7	Read: Write:	AC7	AC6	AC5	AC4	AC3	AC2	AC1	AC0
\$019C - \$019F	CAN1IDMR4 - CAN1IDMR7	Read: Write:	AM7	AM6	AM5	AM4	AM3	AM2	AM1	AM0
\$01A0 -		Read:		FOF	REGROUN	D RECEIV	E BUFFER	see Table	1-2	
\$01AF	CANTRAFG	Write:								
\$01B0 - \$01BF	CAN1TXFG	Read: Write:	FOREGROUND TRANSMIT BUFFER see Table 1-2							

\$01C0 - \$01FF

CAN2 (Freescale Scalable CAN - FSCAN)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$01C0	CAN2CTL0	Read: Write:	RXFRM	RXACT	CSWAI	SYNCH	TIME	WUPE	SLPRQ	INITRQ
\$01C1		Read:					0		SLPAK	INITAK
φ01C1	CANZUTET	Write:	CANE	CLASAC	LOOFB	LISTEN				
\$01C2	CAN2BTR0	Read: Write:	SJW1	SJW0	BRP5	BRP4	BRP3	BRP2	BRP1	BRP0
\$01C3	CAN2BTR1	Read: Write:	SAMP	TSEG22	TSEG21	TSEG20	TSEG13	TSEG12	TSEG11	TSEG10
\$01C4	CAN2RFLG	Read: Write:	WUPIF	CSCIF	RSTAT1	RSTAT0	TSTAT1	TSTAT0	OVRIF	RXF
\$01C5	CAN2RIER	Read: Write:	WUPIE	CSCIE	RSTATE1	RSTATE0	TSTATE1	TSTATE0	OVRIE	RXFIE
\$01C6	CAN2TELG	Read:	0	0	0	0	0	TXE2	TXE1	TXE0
\$0 . 00	0/ 11 - 10	Write:								
\$01C7	CAN2TIER	Read:	0	0	0	0	0	TXEIE2	TXEIE1	TXEIE0
		Pood	0	0	0	0	0			
\$01C8	CAN2TARQ	Write [.]	0	0	0	0	0	ABTRQ2	ABTRQ1	ABTRQ0
		Read:	0	0	0	0	0	ABTAK2	ABTAK1	ABTAK0
\$01C9	CAN2 IAAK	Write:								
¢01CA		Read:	0	0	0	0	0	TVO	TV1	TVO
JUICA	CANZIDSEL	Write:						172		170
\$01CB		Read:	0	0			0	IDHIT2	IDHIT1	IDHIT0
WOIGE	0/(11210/10	Write:								
\$01CC -	Reserved	Read:	0	0	0	0	0	0	0	0
\$01CD	Received	Write:								
\$01CE	CAN2RXERR	Read:	RXERR7	RXERR6	RXERR5	RXERR4	RXERR3	RXERR2	RXERR1	RXERR0
* • • • -		Write:								
\$01CF	CAN2TXERR	Read:	TXERR7	TXERR6	TXERR5	TXERR4	TXERR3	TXERR2	TXERR1	TXERR0
\$01D0 -		Read								
\$01D3	CAN2IDAR3	Write	AC7	AC6	AC5	AC4	AC3	AC2	AC1	AC0
\$01D4 -	CAN2IDMR0 -	Read [.]								
\$01D7	CAN2IDMR3	Write:	AM7	AM6	AM5	AM4	AM3	AM2	AM1	AM0

\$0200 - \$023F CAN3 (Freescale Scalable CAN - FSCAN)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
\$021C - \$021F	CAN3IDMR4 - CAN3IDMR7	Read: Write:	AM7	AM6	AM5	AM4	AM3	AM2	AM1	AM0	
\$0220 -		Read:	FOREGROUND RECEIVE BUFFER see Table 1-2								
\$022F	CANSKAFG	Write:									
\$0230 -	CANOTVEC	Read:		EOD				and Table	. 1 0		
\$023F	CANSTARG	Write:		FUR	EGROUNE			See lable	; 1 - 2		

\$0240 - \$027F

PIM (Port Integration Module PIM_9DP256)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$0240	PTT	Read: Write:	PTT7	PTT6	PTT5	PTT4	PTT3	PTT2	PTT1	PTT0
\$0241	PTIT	Read:	PTIT7	PTIT6	PTIT5	PTIT4	PTIT3	PTIT2	PTIT1	PTIT0
ψυΖΗΙ		Write:								
\$0242	DDRT	Read: Write:	DDRT7	DDRT7	DDRT5	DDRT4	DDRT3	DDRT2	DDRT1	DDRT0
\$0243	RDRT	Read: Write:	RDRT7	RDRT6	RDRT5	RDRT4	RDRT3	RDRT2	RDRT1	RDRT0
\$0244	PERT	Read: Write:	PERT7	PERT6	PERT5	PERT4	PERT3	PERT2	PERT1	PERT0
\$0245	PPST	Read: Write:	PPST7	PPST6	PPST5	PPST4	PPST3	PPST2	PPST1	PPST0
\$0246 -	Pasaryad	Read:	0	0	0	0	0	0	0	0
\$0247	Reserved	Write:								
\$0248	PTS	Read: Write:	PTS7	PTS6	PTS5	PTS4	PTS3	PTS2	PTS1	PTS0
\$0249	PTIS	Read:	PTIS7	PTIS6	PTIS5	PTIS4	PTIS3	PTIS2	PTIS1	PTIS0
Ψ0 2 -10	1 110	Write:								
\$024A	DDRS	Read: Write:	DDRS7	DDRS7	DDRS5	DDRS4	DDRS3	DDRS2	DDRS1	DDRS0
\$024B	RDRS	Read: Write:	RDRS7	RDRS6	RDRS5	RDRS4	RDRS3	RDRS2	RDRS1	RDRS0
\$024C	PERS	Read: Write:	PERS7	PERS6	PERS5	PERS4	PERS3	PERS2	PERS1	PERS0
\$024D	PPSS	Read: Write:	PPSS7	PPSS6	PPSS5	PPSS4	PPSS3	PPSS2	PPSS1	PPSS0
\$024E	WOMS	Read: Write:	WOMS7	WOMS6	WOMS5	WOMS4	WOMS3	WOMS2	WOMS1	WOMS0
\$024E	Peserved	Read:	0	0	0	0	0	0	0	0
ψ024i	Reserved	Write:								
\$0250	PTM	Read: Write:	PTM7	PTM6	PTM5	PTM4	PTM3	PTM2	PTM1	PTM0
\$0251	PTIM	Read: Write:	PTIM7	PTIM6	PTIM5	PTIM4	PTIM3	PTIM2	PTIM1	PTIM0
\$0252	DDRM	Read: Write:	DDRM7	DDRM7	DDRM5	DDRM4	DDRM3	DDRM2	DDRM1	DDRM0
\$0253	RDRM	Read: Write:	RDRM7	RDRM6	RDRM5	RDRM4	RDRM3	RDRM2	RDRM1	RDRM0

Section 2 Signal Description

This section describes signals that connect off-chip. It includes a pinout diagram, a table of signal properties, and detailed discussion of signals. It is built from the signal description sections of the Block Guides of the individual IP blocks on the device.

2.3.40 PM1 / TXCAN0 / TXB - Port M I/O Pin 1

PM1 is a general purpose input or output pin. It can be configured as the transmit pin TXCAN of the Freescale Scalable Controller Area Network controller 0 (CAN0). It can be configured as the transmit pin TXB of the BDLC.

2.3.41 PM0 / RXCAN0 / RXB - Port M I/O Pin 0

PM0 is a general purpose input or output pin. It can be configured as the receive pin RXCAN of the Freescale Scalable Controller Area Network controller 0 (CAN0). It can be configured as the receive pin RXB of the BDLC.

2.3.42 PP7 / KWP7 / PWM7 / SCK2 — Port P I/O Pin 7

PP7 is a general purpose input or output pin. It can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode. It can be configured as Pulse Width Modulator (PWM) channel 7 output or an input for the PWM emergency shutdown. It can be configured as serial clock pin SCK of the Serial Peripheral Interface 2 (SPI2).

2.3.43 PP6 / KWP6 / PWM6 / SS2 — Port P I/O Pin 6

PP6 is a general purpose input or output pin. It can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode. It can be configured as Pulse Width Modulator (PWM) channel 6 output. It can be configured as slave select pin \overline{SS} of the Serial Peripheral Interface 2 (SPI2).

2.3.44 PP5 / KWP5 / PWM5 / MOSI2 — Port P I/O Pin 5

PP5 is a general purpose input or output pin. It can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode. It can be configured as Pulse Width Modulator (PWM) channel 5 output. It can be configured as master output (during master mode) or slave input pin (during slave mode) MOSI of the Serial Peripheral Interface 2 (SPI2).

2.3.45 PP4 / KWP4 / PWM4 / MISO2 — Port P I/O Pin 4

PP4 is a general purpose input or output pin. It can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode. It can be configured as Pulse Width Modulator (PWM) channel 4 output. It can be configured as master input (during master mode) or slave output (during slave mode) pin MISO of the Serial Peripheral Interface 2 (SPI2).

2.3.46 PP3 / KWP3 / PWM3 / SS1 — Port P I/O Pin 3

PP3 is a general purpose input or output pin. It can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode. It can be configured as Pulse Width Modulator (PWM) channel 3 output. It can be configured as slave select pin \overline{SS} of the Serial Peripheral Interface 1 (SPI1).

NOTE: All VSS pins must be connected together in the application.

2.4.1 VDDX,VSSX — Power & Ground Pins for I/O Drivers

External power and ground for I/O drivers. Because fast signal transitions place high, short-duration current demands on the power supply, use bypass capacitors with high-frequency characteristics and place them as close to the MCU as possible. Bypass requirements depend on how heavily the MCU pins are loaded.

2.4.2 VDDR, VSSR — Power & Ground Pins for I/O Drivers & Internal Voltage Regulator

External power and ground for I/O drivers and input to the internal voltage regulator. Because fast signal transitions place high, short-duration current demands on the power supply, use bypass capacitors with high-frequency characteristics and place them as close to the MCU as possible. Bypass requirements depend on how heavily the MCU pins are loaded.

2.4.3 VDD1, VDD2, VSS1, VSS2 — Internal Logic Power Supply Pins

Power is supplied to the MCU through VDD and VSS. Because fast signal transitions place high, short-duration current demands on the power supply, use bypass capacitors with high-frequency characteristics and place them as close to the MCU as possible. This 2.5V supply is derived from the internal voltage regulator. There is no static load on those pins allowed. The internal voltage regulator is turned off, if VREGEN is tied to ground.

NOTE: No load allowed except for bypass capacitors.

2.4.4 VDDA, VSSA — Power Supply Pins for ATD and VREG

VDDA, VSSA are the power supply and ground input pins for the voltage regulator and the analog to digital converter. It also provides the reference for the internal voltage regulator. This allows the supply voltage to the ATD and the reference voltage to be bypassed independently.

2.4.5 VRH, VRL — ATD Reference Voltage Input Pins

VRH and VRL are the reference voltage input pins for the analog to digital converter.

2.4.6 VDDPLL, VSSPLL — Power Supply Pins for PLL

Provides operating voltage and ground for the Oscillator and the Phased-Locked Loop. This allows the supply voltage to the Oscillator and PLL to be bypassed independently. This 2.5V voltage is generated by the internal voltage regulator.

NOTE: No load allowed except for bypass capacitors.

MC9S12DP512 Device Guide V01.25

The VDDX, VSSX, VDDR and VSSR pairs supply the I/O pins, VDDR supplies also the internal voltage regulator.

VDD1, VSS1, VDD2 and VSS2 are the supply pins for the digital logic, VDDPLL, VSSPLL supply the oscillator and the PLL.

VSS1 and VSS2 are internally connected by metal.

VDDA, VDDX, VDDR as well as VSSA, VSSX, VSSR are connected by anti-parallel diodes for ESD protection.

NOTE: In the following context VDD5 is used for either VDDA, VDDR and VDDX; VSS5 is used for either VSSA, VSSR and VSSX unless otherwise noted. IDD5 denotes the sum of the currents flowing into the VDDA, VDDX and VDDR pins.
VDD is used for VDD1, VDD2 and VDDPLL, VSS is used for VSS1, VSS2 and VSSPLL. IDD is used for the sum of the currents flowing into VDD1 and VDD2.

A.1.3 Pins

There are four groups of functional pins.

A.1.3.1 5V I/O pins

Those I/O pins have a nominal level of 5V. This class of pins is comprised of all port I/O pins, the analog inputs, BKGD and the RESET pins. The internal structure of all those pins is identical, however some of the functionality may be disabled. E.g. for the analog inputs the output drivers, pull-up and pull-down resistors are disabled permanently.

A.1.3.2 Analog Reference

This group is made up by the VRH and VRL pins.

A.1.3.3 Oscillator

The pins XFC, EXTAL, XTAL dedicated to the oscillator have a nominal 2.5V level. They are supplied by VDDPLL.

A.1.3.4 TEST

This pin is used for production testing only.

A.1.3.5 VREGEN

This pin is used to enable the on chip voltage regulator.

A.1.10.1 Measurement Conditions

All measurements are without output loads. Unless otherwise noted the currents are measured in single chip mode, internal voltage regulator enabled and at 25MHz bus frequency using a 4MHz oscillator in Colpitts mode. Production testing is performed using a square wave signal at the EXTAL input.

A.1.10.2 Additional Remarks

In expanded modes the currents flowing in the system are highly dependent on the load at the address, data and control signals as well as on the duty cycle of those signals. No generally applicable numbers can be given. A very good estimate is to take the single chip currents and add the currents due to the external loads.

Conditions are shown in Table A-4 unless otherwise noted									
Num	С	Rating	Symbol	Min	Тур	Max	Unit		
1	Ρ	Run supply currents Single Chip, Internal regulator enabled	I _{DD5}	-	-	65	mA		
2	P P	Wait Supply current All modules enabled, PLL on only RTI enabled ⁽¹⁾	I _{DDW}	-	-	40 5	mA		
3	C P C C P C P C P	Pseudo Stop Current (RTI and COP disabled) ^{1, 2} -40°C 27°C 70°C 85°C "C" Temp Option 100°C 105°C "V" Temp Option 120°C 125°C "M" Temp Option 140°C	I _{DDPS}	-	370 400 450 550 600 650 800 850 1200	500 1600 2100 5000	μΑ		
4	00000000	Pseudo Stop Current (RTI and COP enabled) ^{(1), (2)} -40°C 27°C 70°C 85°C 105°C 125°C 140°C	I _{DDPS}	-	570 600 650 750 850 1200 1500	-	μΑ		
5	C P C C P C P C P	Stop Current ⁽²⁾ -40°C 27°C 70°C 85°C "C" Temp Option 100°C 105°C "V" Temp Option 120°C 125°C "M" Temp Option 140°C	I _{DDS}	-	12 25 100 130 160 200 350 400 600	100 1200 1700 5000	μΑ		

Table A-7 Supply Current Characteristics

The setup time can be ignored for this operation.

A.3.1.4 Mass Erase

Erasing a NVM block takes:

$$t_{mass} \approx 20000 \cdot \frac{1}{f_{NVMOP}}$$

The setup time can be ignored for this operation.

A.3.1.5 Blank Check

The time it takes to perform a blank check on the Flash or EEPROM is dependent on the location of the first non-blank word starting at relative address zero. It takes one bus cycle per word to verify plus a setup of the command.

Condi	Conditions are shown in Table A-4 unless otherwise noted								
Num	С	Rating	Symbol	Min	Тур	Max	Unit		
1	D	External Oscillator Clock	f _{NVMOSC}	0.5	-	50 ¹	MHz		
2	D	Bus frequency for Programming or Erase Operations	f _{NVMBUS}	1	-	-	MHz		
3	D	Operating Frequency	f _{NVMOP}	150	-	200	kHz		
4	Ρ	Single Word Programming Time	t _{swpgm}	46 ²	-	74.5 ³	μs		
5	D	Flash Row Programming consecutive word ⁴	t _{bwpgm}	20.4 ⁽²⁾	-	31 ⁽³⁾	μs		
6	D	Flash Row Programming Time for 64 Words ⁽⁴⁾	t _{brpgm}	1331.2 ⁽²⁾	-	2027.5 ⁽³⁾	μs		
7	Ρ	Sector Erase Time	t _{era}	20 ⁵	-	26.7 ⁽³⁾	ms		
8	Ρ	Mass Erase Time	t _{mass}	100 ⁽⁵⁾	-	133 ⁽³⁾	ms		
9	D	Blank Check Time Flash per block	t _{check}	11 ⁶	-	65546 ⁷	t _{cyc}		
10	D	Blank Check Time EEPROM per block	t _{check}	11 ⁽⁶⁾	-	2058 ⁽⁷⁾	t _{cyc}		

Table A-11 NVM Timing Characteristics

NOTES:

1. Restrictions for oscillator in crystal mode apply!

2. Minimum Programming times are achieved under maximum NVM operating frequency f_{NVMOP} and maximum bus frequency f_{bus}.

f_{bus}.
 3. Maximum Erase and Programming times are achieved under particular combinations of f_{NVMOP} and bus frequency f_{bus}.
 Refer to formulae in Sections Section A.3.1.1 Single Word Programming- Section A.3.1.4 Mass Erasefor guidance.

4. Row Programming operations are not applicable to EEPROM

5. Minimum Erase times are achieved under maximum NVM operating frequency f_{NVMOP}.

6. Minimum time, if first word in the array is not blank

7. Maximum time to complete check on an erased block

NOTES:

- 1. Depending on the crystal a damping series resistor might be necessary
- 2. $f_{osc} = 4MHz$, C = 22pF.
- 3. Maximum value is for extreme cases using high Q, low frequency crystals
- 4. Only valid if Pierce oscillator/external clock mode is selected

A.5.3 Phase Locked Loop

The oscillator provides the reference clock for the PLL. The PLL's Voltage Controlled Oscillator (VCO) is also the system clock source in self clock mode.

A.5.3.1 XFC Component Selection

This section describes the selection of the XFC components to achieve a good filter characteristics.



Figure A-3 Basic PLL functional diagram

The following procedure can be used to calculate the resistance and capacitance values using typical values for K_1 , f_1 and i_{ch} from **Table A-16**.

The grey boxes show the calculation for $f_{VCO} = 50$ MHz and $f_{ref} = 1$ MHz. E.g., these frequencies are used for $f_{OSC} = 4$ MHz and a 25MHz bus clock.

The VCO Gain at the desired VCO frequency is approximated by:

$$K_V = K_1 \cdot e^{\frac{(f_1 - f_{vco})}{K_1 \cdot 1V}} = -100 \cdot e^{\frac{(60 - 50)}{-100}} = -90.48 \text{MHz/V}$$

MC9S12DP512 Device Guide V01.25

This is very important to notice with respect to timers, serial modules where a pre-scaler will eliminate the effect of the jitter to a large extent.

Conditions are shown in Table A-4 unless otherwise noted									
Num	С	Rating	Symbol	Min	Тур	Max	Unit		
1	Р	Self Clock Mode frequency	f _{SCM}	1	-	5.5	MHz		
2	D	VCO locking range	f _{VCO}	8	-	50	MHz		
3	D	Lock Detector transition from Acquisition to Tracking mode	$ \Delta_{trk} $	3	-	4	% ¹		
4	D	Lock Detection	$ \Delta_{Lock} $	0	-	1.5	%(1)		
5	D	Un-Lock Detection	Δ _{unl}	0.5	-	2.5	%(1)		
6	D	Lock Detector transition from Tracking to Acquisition mode	Δ _{unt}	6	-	8	%(1)		
7	С	PLLON Total Stabilization delay (Auto Mode) ²	t _{stab}	-	0.5	-	ms		
8	D	PLLON Acquisition mode stabilization delay ⁽²⁾	t _{acq}	-	0.3	-	ms		
9	D	PLLON Tracking mode stabilization delay ⁽²⁾	t _{al}	-	0.2	-	ms		
10	D	Fitting parameter VCO loop gain	К ₁	-	-100	-	MHz/V		
11	D	Fitting parameter VCO loop frequency	f ₁	-	60	-	MHz		
12	D	Charge pump current acquisition mode	i _{ch}	-	38.5	-	μA		
13	D	Charge pump current tracking mode	i _{ch}	-	3.5	-	μA		
14	С	Jitter fit parameter 1 ⁽²⁾	j ₁	-	-	1.1	%		
15	С	Jitter fit parameter 2 ⁽²⁾	j ₂	-	-	0.13	%		

Table A-16 F	LL Charac	teristics
--------------	-----------	-----------

NOTES:

% deviation from target frequency
 f_{OSC} = 4MHz, f_{BUS} = 25MHz equivalent f_{VCO} = 50MHz: REFDV = #\$03, SYNR = #\$018, Cs = 4.7nF, Cp = 470pF, Rs = 10KΩ.

Appendix B Package Information

B.1 General

This section provides the physical dimensions of the MC9S12DP512 packages.