

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	5
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	8-VDFN Exposed Pad
Supplier Device Package	8-DFN-S (6x5)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic12f683-i-mf

PIC12F683

NOTES:

2.2.2.3 **INTCON Register**

Legend:

R = Readable bit

The INTCON register is a readable and writable register, which contains the various enable and flag bits for TMR0 register overflow, GPIO change and external GP2/INT pin interrupts.

Note:

U = Unimplemented bit, read as '0'

Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-3: INTCON: INTERRUPT CONTROL REGISTER

W = Writable bit

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| GIE | PEIE | TOIE | INTE | GPIE | T0IF | INTF | GPIF |
| bit 7 | | | | | | | bit 0 |


-n = Value at	POR "	1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 7		errupt Enable bit unmasked interrupts interrupts		
bit 6	1 = Enables all	al Interrupt Enable bi unmasked periphera peripheral interrupts	l interrupts	
bit 5	1 = Enables the	verflow Interrupt Ena Timer0 interrupt e Timer0 interrupt	ble bit	
bit 4	1 = Enables the	External Interrupt Er GP2/INT external in e GP2/INT external ir	terrupt	
bit 3	1 = Enables the	nange Interrupt Enab e GPIO change interr e GPIO change interi	upt	
bit 2	1 = Timer0 regi	verflow Interrupt Flag ster has overflowed (ster did not overflow	bit ⁽²⁾ must be cleared in software)	
bit 1	1 = The GP2/IN	External Interrupt Fla IT external interrupt o IT external interrupt o	occurred (must be cleared in	software)
bit 0		nange Interrupt Flag bast one of the GPIO <	oit <5:0> pins changed state (mu	ust be cleared in software)

Note 1: IOC register must also be enabled.

2: T0IF bit is set when TMR0 rolls over. TMR0 is unchanged on Reset and should be initialized before clearing T0IF bit.

0 = None of the GPIO <5:0> pins have changed state

FIGURE 2-4: DIRECT/INDIRECT ADDRESSING PIC12F683



4.2.4 ULTRA LOW-POWER WAKE-UP

The Ultra Low-Power Wake-up (ULPWU) on GP0 allows a slow falling voltage to generate an interrupt-on-change on GP0 without excess current consumption. The mode is selected by setting the ULPWUE bit of the PCON register. This enables a small current sink which can be used to discharge a capacitor on GP0.

To use this feature, the GP0 pin is configured to output '1' to charge the capacitor, interrupt-on-change for GP0 is enabled and GP0 is configured as an input. The ULP-WUE bit is set to begin the discharge and a SLEEP instruction is performed. When the voltage on GP0 drops below VIL, an interrupt will be generated which will cause the device to wake-up. Depending on the state of the GIE bit of the INTCON register, the device will either jump to the interrupt vector (0004h) or execute the next instruction when the interrupt event occurs. See Section 4.2.3 "Interrupt-on-Change" and Section 12.4.3 "GPIO Interrupt" for more information.

This feature provides a low-power technique for periodically waking up the device from Sleep. The time-out is dependent on the discharge time of the RC circuit on GP0. See Example 4-2 for initializing the Ultra Low-Power Wake-up module.

The series resistor provides overcurrent protection for the GP0 pin and can allow for software calibration of the time-out (see Figure 4-1). A timer can be used to measure the charge time and discharge time of the capacitor. The charge time can then be adjusted to provide the desired interrupt delay. This technique will compensate for the affects of temperature, voltage and component accuracy. The Ultra Low-Power Wake-up peripheral can also be configured as a simple Programmable Low-Voltage Detect or temperature sensor.

Note: For more information, refer to the Application Note AN879, "Using the Microchip Ultra Low-Power Wake-up Module" (DS00879).

EXAMPLE 4-2: ULTRA LOW-POWER WAKE-UP INITIALIZATION

BANKSEL	CMCON0	;
MOVLW	H'7'	;Turn off
MOVWF	CMCON0	;comparators
BANKSEL	ANSEL	;
BCF	ANSEL, 0	;RAO to digital I/O
BCF	TRISA, 0	;Output high to
BANKSEL	PORTA	;
BSF	PORTA, 0	;charge capacitor
CALL	CapDelay	;
BANKSEL	PCON	;
BSF	PCON, ULPWUE	;Enable ULP Wake-up
BSF	IOCA,0	;Select RAO IOC
BSF	TRISA,0	;RAO to input
MOVLW	B'10001000'	;Enable interrupt
MOVWF	INTCON	; and clear flag
SLEEP		;Wait for IOC
NOP		;

4.2.5 PIN DESCRIPTIONS AND DIAGRAMS


Each GPIO pin is multiplexed with other functions. The pins and their combined functions are briefly described here. For specific information about individual functions such as the comparator or the ADC, refer to the appropriate section in this data sheet.

4.2.5.1 GP0/AN0/CIN+/ICSPDAT/ULPWU

Figure 4-1 shows the diagram for this pin. The GP0 pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the ADC
- · an analog input to the comparator
- In-Circuit Serial Programming[™] data
- an analog input to the Ultra Low-Power Wake-up

FIGURE 4-1: BLOCK DIAGRAM OF GP0



5.1.3 SOFTWARE PROGRAMMABLE PRESCALER

A single software programmable prescaler is available for use with either Timer0 or the Watchdog Timer (WDT), but not both simultaneously. The prescaler assignment is controlled by the PSA bit of the OPTION register. To assign the prescaler to Timer0, the PSA bit must be cleared to a '0'.

There are 8 prescaler options for the Timer0 module ranging from 1:2 to 1:256. The prescale values are selectable via the PS<2:0> bits of the OPTION register. In order to have a 1:1 prescaler value for the Timer0 module, the prescaler must be assigned to the WDT module.

The prescaler is not readable or writable. When assigned to the Timer0 module, all instructions writing to the TMR0 register will clear the prescaler.

When the prescaler is assigned to WDT, a CLRWDT instruction will clear the prescaler along with the WDT.

5.1.3.1 Switching Prescaler Between Timer0 and WDT Modules

As a result of having the prescaler assigned to either Timer0 or the WDT, it is possible to generate an unintended device Reset when switching prescaler values. When changing the prescaler assignment from Timer0 to the WDT module, the instruction sequence shown in Example 5-1, must be executed.

EXAMPLE 5-1: CHANGING PRESCALER (TIMER0 → WDT)

	(TIME	RU o WDI)
BANKSEL CLRWDT	TMR0	; ;Clear WDT
CLRF	TMR0	;Clear TMR0 and ;prescaler
BANKSEL	OPTION_REG	;
BSF	OPTION_REG, PSA	;Select WDT
CLRWDT		;
MOVLW	b'11111000'	;Mask prescaler
ANDWF	OPTION_REG,W	;bits
IORLW	b'00000101'	;Set WDT prescaler
MOVWF	OPTION_REG	;to 1:32

When changing the prescaler assignment from the WDT to the Timer0 module, the following instruction sequence must be executed (see Example 5-2).

EXAMPLE 5-2: CHANGING PRESCALER (WDT \rightarrow TIMER0)

CLRWDT		;Clear WDT and
		;prescaler
BANKSEL	OPTION_REG	;
MOVLW	b'11110000'	;Mask TMR0 select and
ANDWF	OPTION_REG,W	;prescaler bits
IORLW	b'00000011'	;Set prescale to 1:16
MOVWF	OPTION_REG	;

5.1.4 TIMER0 INTERRUPT

Timer0 will generate an interrupt when the TMR0 register overflows from FFh to 00h. The T0IF interrupt flag bit of the INTCON register is set every time the TMR0 register overflows, regardless of whether or not the Timer0 interrupt is enabled. The T0IF bit must be cleared in software. The Timer0 interrupt enable is the T0IE bit of the INTCON register.

Note:	The Timer0 interrupt cannot wake the
	processor from Sleep since the timer is
	frozen during Sleep.

5.1.5 USING TIMERO WITH AN EXTERNAL CLOCK

When Timer0 is in Counter mode, the synchronization of the T0CKI input and the Timer0 register is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks. Therefore, the high and low periods of the external clock source must meet the timing requirements as shown in the Section 15.0 "Electrical Specifications".

6.0 TIMER1 MODULE WITH GATE CONTROL

The Timer1 module is a 16-bit timer/counter with the following features:

- 16-bit timer/counter register pair (TMR1H:TMR1L)
- Programmable internal or external clock source
- 3-bit prescaler
- · Optional LP oscillator
- · Synchronous or asynchronous operation
- Timer1 gate (count enable) via comparator or T1G pin
- · Interrupt on overflow
- Wake-up on overflow (external clock, Asynchronous mode only)
- Special Event Trigger (with CCP)
- Comparator output synchronization to Timer1 clock

Figure 6-1 is a block diagram of the Timer1 module.

6.1 Timer1 Operation

The Timer1 module is a 16-bit incrementing counter which is accessed through the TMR1H:TMR1L register pair. Writes to TMR1H or TMR1L directly update the counter.


When used with an internal clock source, the module is a timer. When used with an external clock source, the module can be used as either a timer or counter.

6.2 Clock Source Selection

The TMR1CS bit of the T1CON register is used to select the clock source. When TMR1CS = 0, the clock source is Fosc/4. When TMR1CS = 1, the clock source is supplied externally.

Clock Source	TMR1CS
Fosc/4	0
T1CKI pin	1





8.0 COMPARATOR MODULE


Comparators are used to interface analog circuits to a digital circuit by comparing two analog voltages and providing a digital indication of their relative magnitudes. The comparators are very useful mixed signal building blocks because they provide analog functionality independent of the program execution. The analog comparator module includes the following features:

- Multiple comparator configurations
- · Comparator output is available internally/externally
- · Programmable output polarity
- · Interrupt-on-change
- · Wake-up from Sleep
- Timer1 gate (count enable)
- Output synchronization to Timer1 clock input
- Programmable voltage reference

8.1 Comparator Overview


The comparator is shown in Figure 8-1 along with the relationship between the analog input levels and the digital output. When the analog voltage at VIN+ is less than the analog voltage at VIN-, the output of the comparator is a digital low level. When the analog voltage at VIN+ is greater than the analog voltage at VIN-, the output of the comparator is a digital high level.

FIGURE 8-1: SINGLE COMPARATOR



Note: The black areas of the output of the comparator represents the uncertainty due to input offsets and response time.

FIGURE 8-2: COMPARATOR OUTPUT BLOCK DIAGRAM



10.2 Reading the EEPROM Data Memory

To read a data memory location, the user must write the address to the EEADR register and then set control bit RD of the EECON1 register, as shown in Example 10-1. The data is available, at the very next cycle, in the EEDAT register. Therefore, it can be read in the next instruction. EEDAT holds this value until another read, or until it is written to by the user (during a write operation).

EXAMPLE 10-1: DATA EEPROM READ

BANKSEL	EEADR	i
MOVLW	CONFIG_ADD	₹;
MOVWF	EEADR	;Address to read
BSF	EECON1,RD	;EE Read
MOVF	EEDAT,W	;Move data to W

10.3 Writing to the EEPROM Data Memory

To write an EEPROM data location, the user must first write the address to the EEADR register and the data to the EEDAT register. Then the user must follow a specific sequence to initiate the write for each byte, as shown in Example 10-2.

EXAMPLE 10-2: DATA EEPROM WRITE

		,,,,,	
	BANKSEL	EECON1	;
	BSF	EECON1, WREN	;Enable write
	BCF	INTCON, GIE	;Disable INTs
	BTFSC	INTCON, GIE	;See AN576
	GOTO	\$-2	i
	MOVLW	55h	;Unlock write
55	MOVWF	EECON2	;
adui Me	MOVLW	AAh	i
Sec	MOVWF	EECON2	i
	BSF	EECON1,WR	;Start the write
	BSF	INTCON, GIE	;Enable INTS

The write will not initiate if the above sequence is not exactly followed (write 55h to EECON2, write AAh to EECON2, then set WR bit) for each byte. We strongly recommend that interrupts be disabled during this code segment. A cycle count is executed during the required sequence. Any number that is not equal to the required cycles to execute the required sequence will prevent the data from being written into the EEPROM.

Additionally, the WREN bit in EECON1 must be set to enable write. This mechanism prevents accidental writes to data EEPROM due to errant (unexpected) code execution (i.e., lost programs). The user should keep the WREN bit clear at all times, except when updating EEPROM. The WREN bit is not cleared by hardware.

After a write sequence has been initiated, clearing the WREN bit will not affect this write cycle. The WR bit will be inhibited from being set unless the WREN bit is set.

At the completion of the write cycle, the WR bit is cleared in hardware and the EE Write Complete Interrupt Flag bit (EEIF) is set. The user can either enable this interrupt or poll this bit. The EEIF bit of the PIR1 register must be cleared by software.

10.4 Write Verify

Depending on the application, good programming practice may dictate that the value written to the data EEPROM should be verified (see Example 10-3) to the desired value to be written.

EXAMPLE 10-3: WRITE VERIFY

BANKSE	LEEDAT	;
MOVF	EEDAT,W	;EEDAT not changed
		;from previous write
BSF	EECON1,RD	;YES, Read the
		;value written
XORWF	EEDAT,W	
BTFSS	STATUS, Z	;Is data the same
GOTO	WRITE_ERR	;No, handle error
:		;Yes, continue

10.4.1 USING THE DATA EEPROM

The data EEPROM is a high-endurance, byte addressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). When variables in one section change frequently, while variables in another section do not change, it is possible to exceed the total number of write cycles to the EEPROM (specification D124) without exceeding the total number of write cycles to a single byte (specifications D120 and D120A). If this is the case, then a refresh of the array must be performed. For this reason, variables that change infrequently (such as constants, IDs, calibration, etc.) should be stored in Flash program memory.

12.3.1 POWER-ON RESET

The on-chip POR circuit holds the chip in Reset until VDD has reached a high enough level for proper operation. To take advantage of the POR, simply connect the MCLR pin through a resistor to VDD. This will eliminate external RC components usually needed to create Power-on Reset. A maximum rise time for VDD is required. See Section 15.0 "Electrical Specifications" for details. If the BOR is enabled, the maximum rise time specification does not apply. The BOR circuitry will keep the device in Reset until VDD reaches VBOD (see Section 12.3.4 "Brown-Out Reset (BOR)").

Note: The POR circuit does not produce an internal Reset when VDD declines. To re-enable the POR, VDD must reach Vss for a minimum of 100 μs.

When the device starts normal operation (exits the Reset condition), device operating parameters (i.e., voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

For additional information, refer to the Application Note *AN607*, "Power-up Trouble Shooting" (DS00607).

12.3.2 MCLR


PIC12F683 has a noise filter in the $\overline{\text{MCLR}}$ Reset path. The filter will detect and ignore small pulses.

It should be noted that a WDT Reset does not drive $\overline{\text{MCLR}}$ pin low.

Voltages applied to the \overline{MCLR} pin that exceed its specification can result in both \overline{MCLR} Resets and excessive current beyond the device specification during the ESD event. For this reason, Microchip recommends that the \overline{MCLR} pin no longer be tied directly to VDD. The use of an RC network, as shown in Figure 12-2, is suggested.

An internal $\overline{\text{MCLR}}$ option is enabled by clearing the $\overline{\text{MCLRE}}$ bit in the Configuration Word register. When $\overline{\text{MCLRE}} = 0$, the Reset signal to the chip is generated internally. When the $\overline{\text{MCLRE}} = 1$, the GP3/ $\overline{\text{MCLR}}$ pin becomes an external Reset input. In this mode, the GP3/ $\overline{\text{MCLR}}$ pin has a weak pull-up to VDD.

FIGURE 12-2: RECOMMENDED MCLR CIRCUIT



12.3.3 POWER-UP TIMER (PWRT)

The Power-up Timer provides a fixed 64 ms (nominal) time-out on power-up only, from POR or Brown-out Reset. The Power-up Timer operates from the 31 kHz LFINTOSC oscillator. For more information, see Section 3.5 "Internal Clock Modes". The chip is kept in Reset as long as PWRT is active. The PWRT delay allows the VDD to rise to an acceptable level. A Configuration bit, PWRTE, can disable (if set) or enable (if cleared or programmed) the Power-up Timer. The Power-up Timer should be enabled when Brown-out Reset is enabled, although it is not required.

The Power-up Timer delay will vary from chip-to-chip due to:

- VDD variation
- Temperature variation
- · Process variation

See DC parameters for details (Section 15.0 "Electrical Specifications").

Note: Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100 Ω should be used when applying a "low" level to the MCLR pin, rather than pulling this pin directly to Vss.

12.3.4 BROWN-OUT RESET (BOR)

The BOREN0 and BOREN1 bits in the Configuration Word register select one of four BOR modes. Two modes have been added to allow software or hardware control of the BOR enable. When BOREN<1:0> = 01, the SBOREN bit of the PCON register enables/disables the BOR, allowing it to be controlled in software. By selecting BOREN<1:0> = 10, the BOR is automatically disabled in Sleep to conserve power and enabled on wake-up. In this mode, the SBOREN bit is disabled. See Register 12-1 for the Configuration Word definition.

A brown-out occurs when VDD falls below VBOR for greater than parameter TBOR (see **Section 15.0** "**Electrical Specifications**"). The brown-out condition will reset the device. This will occur regardless of VDD slew rate. A Brown-out Reset may not occur if VDD falls below VBOR for less than parameter TBOR.

On any Reset (Power-on, Brown-out Reset, Watchdog Timer, etc.), the chip will remain in Reset until VDD rises above VBOR (see Figure 12-3). If enabled, the Power-up Timer will be invoked by the Reset and keep the chip in Reset an additional 64 ms.

Note: The Power-up Timer is enabled by the PWRTE bit in the Configuration Word register.

If VDD drops below VBOR while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be re-initialized. Once VDD rises above VBOR, the Power-up Timer will execute a 64 ms Reset.


12.3.5 BOR CALIBRATION

Note:

The PIC12F683 stores the BOR calibration values in fuses located in the Calibration Word register (2008h). The Calibration Word register is not erased when using the specified bulk erase sequence in the "PIC12F6XX/16F6XX Memory Programming Specification" (DS41204) and thus, does not require reprogramming.

Address 2008h is beyond the user program memory space. It belongs to the special configuration memory space (2000h-3FFFh), which can be accessed only during programming. See "PIC12F6XX/16F6XX Memory Programming Specification" (DS41204) for more information.

FIGURE 12-3: BROWN-OUT SITUATIONS



12.5 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt (e.g., W and STATUS registers). This must be implemented in software.

Since the lower 16 bytes of all banks are common in the PIC12F683 (see Figure 2-2), temporary holding registers, W_TEMP and STATUS_TEMP, should be placed in here. These 16 locations do not require banking and therefore, makes it easier to context save and restore. The same code shown in Example 12-1 can be used to:

- · Store the W register.
- · Store the STATUS register.
- · Execute the ISR code.
- · Restore the Status (and Bank Select Bit register).
- · Restore the W register.

Note: The PIC12F683 normally does not require saving the PCLATH. However, if computed GOTO's are used in the ISR and the main code, the PCLATH must be saved and restored in the ISR.

EXAMPLE 12-1: SAVING STATUS AND W REGISTERS IN RAM

```
W TEMP
MOVWF
                           ;Copy W to TEMP register
SWAPF
       STATUS, W
                           ;Swap status to be saved into {\tt W}
                           ; Swaps are used because they do not affect the status bits
MOVWF
       STATUS TEMP
                           ; Save status to bank zero STATUS TEMP register
:(ISR)
                           ;Insert user code here
SWAPF
       STATUS TEMP, W
                           ;Swap STATUS TEMP register into W
                           ; (sets bank to original state)
MOVWF
       STATUS
                           ; Move W into STATUS register
                           ;Swap W_TEMP
SWAPF
       W_TEMP,F
                           ;Swap W_TEMP into W
       W_TEMP,W
SWAPF
```

RETFIE	Return from Interrupt	
Syntax:	[label] RETFIE	
Operands:	None	
Operation:	$\begin{array}{l} TOS \to PC, \\ 1 \to GIE \end{array}$	
Status Affected:	None	
Description:	Return from Interrupt. Stack is POPed and Top-of-Stack (TOS) is loaded in the PC. Interrupts are enabled by setting Global Interrupt Enable bit, GIE (INTCON<7>). This is a two-cycle instruction.	
Words:	1	
Cycles:	2	
Example:	RETFIE	
	After Interrupt PC = TOS GIE = 1	

RETLW	Return with literal in W			
Syntax:	[label] RETLW k			
Operands:	$0 \leq k \leq 255$			
Operation:	$k \rightarrow (W);$ TOS \rightarrow PC			
Status Affected:	None			
Description:	The W register is loaded with the eight bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.			
Words:	1			
Cycles:	2			
Example:	CALL TABLE;W contains table ;offset value			
TABLE	<pre>* ;W now has table value ADDWF PC ;W = offset RETLW k1 ;Begin table RETLW k2 ; RETLW k2 ; RETLW kn ; End of table</pre>			
	Before Instruction W = 0x07 After Instruction W = value of k8			

RETURN Return from Subroutine Syntax: [label] RETURN Operands: None $\mathsf{TOS} \to \mathsf{PC}$ Operation: Status Affected: None Description: Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle instruction.

15.0 ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings(†)

Ambient temperature under bias	40° to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	-0.3V to +6.5V
Voltage on MCLR with respect to Vss	0.3V to +13.5V
Voltage on all other pins with respect to Vss	0.3V to (VDD + 0.3V)
Total power dissipation ⁽¹⁾	800 mW
Maximum current out of Vss pin	95 mA
Maximum current into VDD pin	95 mA
Input clamp current, Iik (VI < 0 or VI > VDD)	± 20 mA
Output clamp current, loκ (Vo < 0 or Vo >VDD)	± 20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by GPIO	90 mA
Maximum current sourced GPIO	90 mA
Note 1: Power dissipation is calculated as follows: PDIS = VDD x {IDD $-\sum IOH$ }	+ $\sum \{(VDD - VOH) \times IOH\} + \sum (VOI \times IOL).$

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure above maximum rating conditions for extended periods may affect device reliability.

FIGURE 15-5: CLKOUT AND I/O TIMING




TABLE 15-3: CLKOUT AND I/O TIMING PARAMETERS

Standard Operating Conditions (unless otherwise stated) Operating Temperature -40°C \leq TA \leq +125°C							
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
OS11	TosH2cĸL	Fosc↑ to CLKOUT↓ (1)	_		70	ns	VDD = 5.0V
OS12	TosH2ckH	Fosc↑ to CLKOUT↑ (1)	_	_	72	ns	VDD = 5.0V
OS13	TCKL2IOV	CLKOUT↓ to Port out valid ⁽¹⁾	_	_	20	ns	
OS14	TioV2ckH	Port input valid before CLKOUT ⁽¹⁾	Tosc + 200 ns	_	_	ns	
OS15*	TosH2IOV	Fosc↑ (Q1 cycle) to Port out valid	_	50	70	ns	VDD = 5.0V
OS16	TosH2ioI	Fosc↑ (Q2 cycle) to Port input invalid (I/O in hold time)	50		_	ns	VDD = 5.0V
OS17	TioV2osH	Port input valid to Fosc↑ (Q2 cycle) (I/O in setup time)	20		_	ns	
OS18	TioR	Port output rise time ⁽²⁾	_	15 40	72 32	ns	VDD = 2.0V VDD = 5.0V
OS19	TioF	Port output fall time ⁽²⁾		28 15	55 30	ns	VDD = 2.0V VDD = 5.0V
OS20*	TINP	INT pin input high or low time	25	_	_	ns	
OS21*	TGPP	GPIO interrupt-on-change new input level time	Tcy			ns	

 ^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5.0V, 25°C unless otherwise stated.

Note 1: Measurements are taken in RC mode where CLKOUT output is 4 x Tosc.

^{2:} Includes OSC2 in CLKOUT mode.

FIGURE 16-10: IDD vs. VDD (LP MODE)




FIGURE 16-11: TYPICAL IDD vs. FOSC OVER VDD (HFINTOSC MODE)




FIGURE 16-16: BOR IPD vs. VDD OVER TEMPERATURE




FIGURE 16-17: TYPICAL WDT IPD vs. VDD OVER TEMPERATURE




FIGURE 16-26: Voh vs. Ioh OVER TEMPERATURE (VDD = 5.0V)





FIGURE 16-27: TTL INPUT THRESHOLD VIN vs. VDD OVER TEMPERATURE



INDEX

Α		Timer2	49
A/D		TMR0/WDT Prescaler	41
Specifications	122 124	Watchdog Timer (WDT)	96
Absolute Maximum Ratings	•	Brown-out Reset (BOR)	87
AC Characteristics	113	Associated	88
Industrial and Extended	125	Calibration	87
Load Conditions		Specifications	129
		Timing and Characteristics	128
ADC			
Acquisition Requirements		С	
Associated registers		C Compilers	
Block Diagram		MPLAB C18	112
Calculating Acquisition Time		MPLAB C30	112
Channel Selection		Calibration Bits	
Configuration		Capture Module. See Capture/Compare/PWM (CCP)	
Configuring Interrupt		Capture/Compare/PWM (CCP)	75
Conversion Clock		Associated registers w/ Capture, Compare	70
Conversion Procedure		and Timer1	81
GPIO Configuration		Associated registers w/ PWM and Timer2	
Internal Sampling Switch (Rss) IMPEDANCE	67	Capture Mode	
Interrupts	63	CCPx Pin Configuration	
Operation	63		
Operation During Sleep	64	Compare Mode	
Reference Voltage (VREF)	62	CCPx Pin Configuration	
Result Formatting		Software Interrupt Mode	
Source Impedance		Special Event Trigger	
Special Event Trigger		Timer1 Mode Selection	
Starting an A/D Conversion		Prescaler	
ADCON0 Register		PWM Mode	
ADRESH Register (ADFM = 0)		Duty Cycle	
ADRESH Register (ADFM = 1)		Effects of Reset	80
ADRESL Register (ADFM = 1)		Example PWM Frequencies and	
ADRESL Register (ADFM = 1)		Resolutions, 20 MHZ	79
Analog Input Connection Considerations		Example PWM Frequencies and	
	32	Resolutions, 8 MHz	79
Analog-to-Digital Converter. See ADC	20	Operation in Sleep Mode	80
ANSEL Register	33	Setup for Operation	80
Assembler	440	System Clock Frequency Changes	
MPASM Assembler	112	PWM Period	79
В		Setup for PWM Operation	
		Timer Resources	
Block Diagrams	70	CCP. See Capture/Compare/PWM (CCP)	
(CCP) Capture Mode Operation		CCP1CON Register	75
ADC	_	Clock Sources	
ADC Transfer Function		External Modes	21
Analog Input Model		EC	
CCP PWM		HS	
Clock Source		LP	
Comparator		OST	
Compare		RC	
Crystal Operation	22	XT	
External RC Mode		Internal Modes	
Fail-Safe Clock Monitor (FSCM)	29		
GP1 Pin	37	Frequency Selection	
GP2 Pin	37	HFINTOSC	
GP3 Pin	38	INTOSC	
GP4 Pin	38	INTOSCIO	
GP5 Pin	39	LFINTOSC	
In-Circuit Serial Programming Connections	100	Clock Switching	27
Interrupt Logic		Code Examples	
MCLR Circuit		A/D Conversion	
On-Chip Reset Circuit		Assigning Prescaler to Timer0	
PIC12F683		Assigning Prescaler to WDT	
Resonator Operation		Changing Between Capture Prescalers	76
Timer1		Data EEPROM Read	73
		Data EEPROM Write	73

PIC12F683

WDTCON (Watchdog Timer Control)	97
WPU (Weak Pull-Up GPIO)	
Resets	
Brown-out Reset (BOR)	
MCLR Reset, Normal Operation	
MCLR Reset, Sleep	00
Power-on Reset (POR)	85
WDT Reset, Normal Operation	
WDT Reset, Sleep	
Revision History	165
S	
Sleep	
Power-Down Mode	98
Wake-up	
Wake-up Using Interrupts	98
Software Simulator (MPLAB SIM)	112
Special Event Trigger	
Special Function Registers	
STATUS Register	
CT/TT CC Trogictor	
T	
T1CON Register	47
T2CON Register	
Thermal Considerations	
Time-out Sequence	
Timer0	
Associated Registers	
External Clock	
Interrupt	13, 43
Operation	41, 44
Specifications	130
T0CKI	42
Timer1	44
Associated registers	48
Asynchronous Counter Mode	
Reading and Writing	
Interrupt	
Modes of Operation	
Operation During Sleep	
Oscillator	
Prescaler	
Specifications	130
Timer1 Gate	
Inverting Gate	
Selecting Source	
Synchronizing COUT w/Timer1	
TMR1H Register	44
TMR1L Register	44
Timer2	
Associated registers	50
Timers	
Timer1	
T1CON	47
Timer2	
T2CON	50
Timing Diagrams	
A/D Conversion	135
A/D Conversion (Sleep Mode)	
Brown-out Reset (BOR)	
Brown-out Reset Situations	
CLKOUT and I/O	
Clock Timing	
Comparator Output	51
Enhanced Capture/Compare/PWM (ECCP)	131
Fail-Safe Clock Monitor (FSCM)	30

INT Pin Interrupt	26 128 89) 89 130 46 28 99
Two-Speed Clock Start-up Mode	
Ultra Low-Power Wake-up3	
V	
Voltage Reference. See Comparator Voltage Reference (CVREF) Voltage References Associated registers	59
W	
Wake-up Using Interrupts Watchdog Timer (WDT) Associated Registers Clock Source Modes Period Specifications WDTCON Register WPU Register	96 97 96 96 129
WWW Address	
MMM On-Line Support	