

Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details                        |   |
|--------------------------------|---|
| Product Status                 | Obsolete  |
| Number of LABs/CLBs            | 3840  |
| Number of Logic Elements/Cells | 38400   |
| Total RAM Bits                 | 327680  |
| Number of I/O                  | 488   |
| Number of Gates                | 1772000   |
| Voltage - Supply               | 1.71V ~ 1.89V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | 0°C ~ 85°C (TJ)   |
| Package / Case                 | 652-BGA   |
| Supplier Device Package        | 652-BGA (45x45)   |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/ep20k1000cb652c7es |


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

APEX 20KC devices include additional features such as enhanced I/O standard support, CAM, additional global clocks, and enhanced ClockLock clock circuitry. Table 7 shows the features included in APEX 20KC devices.

| Table 7. APEX 20KC Device Features (Part 1 of 2) |   |  |  |
|--|---|--|--|
| Feature  | APEX 20KC Devices   |  |  |
| MultiCore system integration                     | Full support  |  |  |
| Hot-socketing support                            | Full support  |  |  |
| SignalTap logic analysis                         | Full support  |  |  |
| 32-/64-bit, 33-MHz PCI                           | Full compliance   |  |  |
| 32-/64-bit, 66-MHz PCI                           | Full compliance in -7 and -8 speed grades in selected devices   |  |  |
| MultiVolt I/O                                    | 1.8-V, 2.5-V, or 3.3-V V <sub>CCIO</sub> V <sub>CCIO</sub> selected bank by bank 5.0-V tolerant with use of external resistor   |  |  |
| ClockLock support                                | Clock delay reduction  m/(n × v) clock multiplication  Drive ClockLock output off-chip  External clock feedback  ClockShift circuitry  LVDS support  Up to four PLLs  ClockShift clock phase adjustment |  |  |
| Dedicated clock and input pins                   | Eight   |  |  |

Figure 3. LAB Structure



Each LAB contains dedicated logic for driving control signals to its LEs and ESBs. The control signals include clock, clock enable, asynchronous clear, asynchronous preset, asynchronous load, synchronous clear, and synchronous load signals. A maximum of six control signals can be used at a time. Although synchronous load and clear signals are generally used when implementing counters, they can also be used with other functions.

Each LAB can use two clocks and two clock enable signals. Each LAB's clock and clock enable signals are linked (e.g., any LE in a particular LAB using CLK1 will also use CLKENA1). LEs with the same clock but different clock enable signals either use both clock signals in one LAB or are placed into separate LABs.

If both the rising and falling edges of a clock are used in a LAB, both LAB-wide clock signals are used.

The APEX 20KC architecture provides two types of dedicated high-speed data paths that connect adjacent LEs without using local interconnect paths: carry chains and cascade chains. A carry chain supports high-speed arithmetic functions such as counters and adders, while a cascade chain implements wide-input functions such as equality comparators with minimum delay. Carry and cascade chains connect LEs 1 through 10 in an LAB and all LABs in the same MegaLAB structure.

#### Carry Chain

The carry chain provides a very fast carry-forward function between LEs. The carry-in signal from a lower-order bit drives forward into the higher-order bit via the carry chain, and feeds into both the LUT and the next portion of the carry chain. This feature allows the APEX 20KC architecture to implement high-speed counters, adders, and comparators of arbitrary width. Carry chain logic can be created automatically by the Quartus II Compiler during design processing, or manually by the designer during design entry. Parameterized functions such as DesignWare functions from Synopsys and library of parameterized modules (LPM) functions automatically take advantage of carry chains for the appropriate functions.

The Quartus II Compiler creates carry chains longer than ten LEs by automatically linking LABs together. For enhanced fitting, a long carry chain skips alternate LABs in a MegaLAB structure. A carry chain longer than one LAB skips either from an even-numbered LAB to the next even-numbered LAB, or from an odd-numbered LAB to the next odd-numbered LAB. For example, the last LE of the first LAB in the upper-left MegaLAB structure carries to the first LE of the third LAB in the MegaLAB structure.

Figure 6 shows how an n-bit full adder can be implemented in n+1 LEs with the carry chain. One portion of the LUT generates the sum of two bits using the input signals and the carry-in signal; the sum is routed to the output of the LE. The register can be bypassed for simple adders or used for accumulator functions. Another portion of the LUT and the carry chain logic generates the carry-out signal, which is routed directly to the carryin signal of the next-higher-order bit. The final carry-out signal is routed to an LE, where it is driven onto the local, MegaLAB, or FastTrack interconnect routing structures.

#### Cascade Chain

With the cascade chain, the APEX 20KC architecture can implement functions with a very wide fan-in. Adjacent LUTs can compute portions of a function in parallel; the cascade chain serially connects the intermediate values. The cascade chain can use a logical AND or logical OR (via De Morgan's inversion) to connect the outputs of adjacent LEs. Each additional LE provides four more inputs to the effective width of a function, with a short cascade delay. Cascade chain logic can be created automatically by the Quartus II Compiler during design processing, or manually by the designer during design entry.

Cascade chains longer than ten LEs are implemented automatically by linking LABs together. For enhanced fitting, a long cascade chain skips alternate LABs in a MegaLAB structure. A cascade chain longer than one LAB skips either from an even-numbered LAB to the next even-numbered LAB, or from an odd-numbered LAB to the next odd-numbered LAB. For example, the last LE of the first LAB in the upper-left MegaLAB structure carries to the first LE of the third LAB in the MegaLAB structure. Figure 7 shows how the cascade function can connect adjacent LEs to form functions with a wide fan-in.







Figure 16. APEX 20KC Parallel Expanders



## Embedded System Block

The ESB can implement various types of memory blocks, including dual-port RAM, ROM, FIFO, and CAM blocks. The ESB includes input and output registers; the input registers synchronize writes, and the output registers can pipeline designs to improve system performance. The ESB offers a dual-port mode, which supports simultaneous reads and writes at two different clock frequencies. Figure 17 shows the ESB block diagram.

Figure 17. ESB Block Diagram



Figure 25. APEX 20KC Bidirectional I/O Registers Notes (1), (2)





Figure 27 shows how a column IOE connects to the interconnect.

Figure 27. Column IOE Connection to the Interconnect



#### **Dedicated Fast I/O Pins**

APEX 20KC devices incorporate an enhancement to support bidirectional pins with high internal fan-out such as PCI control signals. These pins are called dedicated fast I/O pins (FAST1, FAST2, FAST3, and FAST4) and replace dedicated inputs. These pins can be used for fast clock, clear, or high fan-out logic signal distribution. They also can drive out. The dedicated fast I/O pin data output and tri-state control are driven by local interconnect from the adjacent MegaLAB for high speed.

Open-drain output pins on APEX 20KC devices (with a series resistor and a pull-up resistor to the 5.0-V supply) can drive 5.0-V CMOS input pins that require a  $V_{\rm IH}$  of 3.5 V. When the pin is inactive, the trace will be pulled up to 5.0 V by the resistor. The open-drain pin will only drive low or tristate; it will never drive high. The rise time is dependent on the value of the pull-up resistor and load impedance. The  $I_{\rm OL}$  current specification should be considered when selecting a pull-up resistor.

# ClockLock & ClockBoost Features

APEX 20KC devices support the ClockLock and ClockBoost clock management features, which are implemented with PLLs. The ClockLock circuitry uses a synchronizing PLL that reduces the clock delay and skew within a device. This reduction minimizes clock-to-output and setup times while maintaining zero hold times. The ClockBoost circuitry, which provides a clock multiplier, allows the designer to enhance device area efficiency by sharing resources within the device. The ClockBoost circuitry allows the designer to distribute a low-speed clock and multiply that clock on-device. APEX 20KC devices include a high-speed clock tree; unlike ASICs, the user does not have to design and optimize the clock tree. The ClockLock and ClockBoost features work in conjunction with the APEX 20KC device's high-speed clock to provide significant improvements in system performance and bandwidth. APEX 20KC devices in -7 and -8 speed grades have PLLs and support the ClockLock and ClockBoost features.

The ClockLock and ClockBoost features in APEX 20KC devices are enabled through the Quartus II software. External devices are not required to use these features.

#### APEX 20KC ClockLock Feature

APEX 20KC devices include up to four PLLs, which can be used independently. Two PLLs are designed for either general-purpose use or LVDS use (on devices that support LVDS I/O pins). The remaining two PLLs are designed for general-purpose use. The EP20K200C devices have two PLLs; the EP20K400C and larger devices have four PLLs.

The following sections describe some of the features offered by the APEX 20KC PLLs.

#### External PLL Feedback

The ClockLock circuit's output can be driven off-chip to clock other devices in the system; further, the feedback loop of the PLL can be routed off-chip. This feature allows the designer to exercise fine control over the I/O interface between the APEX 20KC device and another high-speed device, such as SDRAM.

#### Clock Multiplication

The APEX 20KC ClockBoost circuit can multiply or divide clocks by a programmable number. The clock can be multiplied by  $m/(n \times k)$ , where m and k range from 2 to 160 and n ranges from 1 to 16. Clock multiplication and division can be used for time-domain multiplexing and other functions, which can reduce design LE requirements.

#### Clock Phase & Delay Adjustment

The APEX 20KC ClockShift feature allows the clock phase and delay to be adjusted. The clock phase can be adjusted by 90° steps. The clock delay can be adjusted to increase or decrease the clock delay by an arbitrary amount, up to one clock period.

#### LVDS Support

All APEX 20KC devices support differential LVDS buffers on the input and output clock signals that interface with external devices. This is controlled in the Quartus II software by assigning the clock pins with an LVDS I/O standard assignment.

Two high-speed PLLs are designed to support the LVDS interface. When using LVDS, the I/O clock runs at a slower rate than the data transfer rate. Thus, PLLs are used to multiply the I/O clock internally to capture the LVDS data. For example, an I/O clock may run at 105 MHz to support 840 Mbps LVDS data transfer. In this example, the PLL multiplies the incoming clock by eight to support the high-speed data transfer. You can use PLLs in EP20K400C and larger devices for high-speed LVDS interfacing.

#### Lock Signals

The APEX 20KC ClockLock circuitry supports individual LOCK signals. The LOCK signal drives high when the ClockLock circuit has locked onto the input clock. The LOCK signals are optional for each ClockLock circuit; when not used, they are I/O pins.

# IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

All APEX 20KC devices provide JTAG BST circuitry that complies with the IEEE Std. 1149.1-1990 specification. JTAG boundary-scan testing can be performed before or after configuration, but not during configuration. APEX 20KC devices can also use the JTAG port for configuration with the Quartus II software or with hardware using either Jam Files (.jam) or Jam Byte-Code Files (.jbc). Finally, APEX 20KC devices use the JTAG port to monitor the logic operation of the device with the SignalTap embedded logic analyzer. APEX 20KC devices support the JTAG instructions shown in Table 13.

| Table 13. APEX 20K        | C JTAG Instructions  |
|---------------------------|--|
| JTAG Instruction          | Description  |
| SAMPLE/PRELOAD            | Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern to be output at the device pins. Also used by the SignalTap embedded logic analyzer. |
| EXTEST                    | Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins.   |
| BYPASS                    | Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through selected devices to adjacent devices during normal device operation.  |
| USERCODE                  | Selects the 32-bit USERCODE register and places it between the TDI and TDO pins, allowing the USERCODE to be serially shifted out of TDO.  |
| IDCODE                    | Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE to be serially shifted out of TDO.  |
| ICR Instructions          | Used when configuring an APEX 20KC device via the JTAG port with a MasterBlaster <sup>TM</sup> or ByteBlasterMV <sup>TM</sup> download cable, or when using a Jam File or Jam Byte-Code File via an embedded processor.              |
| SignalTap<br>Instructions | Monitors internal device operation with the SignalTap embedded logic analyzer.   |

| Table 2            | O. APEX 20KC Device Capacit              | rance Note (10)                     |     |     |      |
|--------------------|--|-------------------------------------|-----|-----|------|
| Symbol             | Parameter                                | Conditions                          | Min | Max | Unit |
| C <sub>IN</sub>    | Input capacitance                        | V <sub>IN</sub> = 0 V, f = 1.0 MHz  |     | 8   | pF   |
| C <sub>INCLK</sub> | Input capacitance on dedicated clock pin | V <sub>IN</sub> = 0 V, f = 1.0 MHz  |     | 12  | pF   |
| C <sub>OUT</sub>   | Output capacitance                       | V <sub>OUT</sub> = 0 V, f = 1.0 MHz |     | 8   | pF   |

#### Notes to Tables 17 through 20:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 4.6 V for input currents less than 100 mA and time periods shorter than 20 ns.
- (3) Numbers in parentheses are for industrial-temperature-range devices.
- (4) Maximum  $V_{CC}$  rise time is 100 ms, and  $V_{CC}$  must rise monotonically.
- (5) All pins, including dedicated inputs, clock, I/O, and JTAG pins, may be driven before V<sub>CCINT</sub> and V<sub>CCIO</sub> are powered.
- (6) Typical values are for  $T_A = 25^{\circ}$  C,  $V_{CCINT} = 1.8$  V, and  $V_{CCIO} = 1.8$  V, 2.5 V or 3.3 V.
- (7) These values are specified under the APEX 20KC device recommended operating conditions, shown in Table 18 on page 55.
- (8) This value is specified for normal device operation. The value may vary during power-up.
- (9) Pin pull-up resistance values will be lower if an external source drives the pin higher than V<sub>CCIO</sub>.
- (10) Capacitance is sample-tested only.

Tables 21 through 35 list the DC operating specifications for the supported I/O standards. These tables list minimal specifications only; APEX 20KC devices may exceed these specifications.

| Table 21. LV      | TTL I/O Specification     | tions   |         |                         |       |
|-------------------|---------------------------|---|---------|-------------------------|-------|
| Symbol            | Parameter                 | Conditions  | Minimum | Maximum                 | Units |
| V <sub>CCIO</sub> | Output supply voltage     |   | 3.0     | 3.6                     | V     |
| V <sub>IH</sub>   | High-level input voltage  |   | 2.0     | V <sub>CCIO</sub> + 0.3 | V     |
| V <sub>IL</sub>   | Low-level input voltage   |   | -0.3    | 0.8                     | V     |
| I <sub>I</sub>    | Input pin leakage current | V <sub>IN</sub> = 0 V or 3.3 V                                | -10     | 10                      | μΑ    |
| V <sub>OH</sub>   | High-level output voltage | $I_{OH} = -12 \text{ mA},$<br>$V_{CCIO} = 3.0 \text{ V } (1)$ | 2.4     |                         | V     |
| V <sub>OL</sub>   | Low-level output voltage  | I <sub>OL</sub> = 12 mA,<br>V <sub>CCIO</sub> = 3.0 V (2)     |         | 0.4                     | V     |

| Table 28. G      | TL+ I/O Specifications   |                                    |                        |         |                        |       |
|------------------|--------------------------|------------------------------------|------------------------|---------|------------------------|-------|
| Symbol           | Parameter                | Conditions                         | Minimum                | Typical | Maximum                | Units |
| V <sub>TT</sub>  | Termination voltage      |                                    | 1.35                   | 1.5     | 1.65                   | V     |
| V <sub>REF</sub> | Reference voltage        |                                    | 0.88                   | 1.0     | 1.12                   | V     |
| V <sub>IH</sub>  | High-level input voltage |                                    | V <sub>REF</sub> + 0.1 |         |                        | V     |
| V <sub>IL</sub>  | Low-level input voltage  |                                    |                        |         | V <sub>REF</sub> – 0.1 | V     |
| V <sub>OL</sub>  | Low-level output voltage | I <sub>OL</sub> = 36 mA <i>(2)</i> |                        |         | 0.65                   | V     |

| Table 29. SS      | TL-2 Class I Specificat   | ions                            |                         |           |                         |       |
|-------------------|---------------------------|---------------------------------|-------------------------|-----------|-------------------------|-------|
| Symbol            | Parameter                 | Conditions                      | Minimum                 | Typical   | Maximum                 | Units |
| V <sub>CCIO</sub> | I/O supply voltage        |                                 | 2.375                   | 2.5       | 2.625                   | V     |
| V <sub>TT</sub>   | Termination voltage       |                                 | V <sub>REF</sub> - 0.04 | $V_{REF}$ | V <sub>REF</sub> + 0.04 | V     |
| V <sub>REF</sub>  | Reference voltage         |                                 | 1.15                    | 1.25      | 1.35                    | V     |
| V <sub>IH</sub>   | High-level input voltage  |                                 | V <sub>REF</sub> + 0.18 |           | V <sub>CCIO</sub> + 0.3 | V     |
| V <sub>IL</sub>   | Low-level input voltage   |                                 | -0.3                    |           | V <sub>REF</sub> – 0.18 | V     |
| V <sub>OH</sub>   | High-level output voltage | $I_{OH} = -7.6 \text{ mA } (1)$ | V <sub>TT</sub> + 0.57  |           |                         | V     |
| V <sub>OL</sub>   | Low-level output voltage  | I <sub>OL</sub> = 7.6 mA (2)    |                         |           | V <sub>TT</sub> – 0.57  | V     |

### **Timing Model**

The high-performance FastTrack and MegaLAB interconnect routing resources ensure predictable performance, accurate simulation, and accurate timing analysis. This predictable performance contrasts with that of FPGAs, which use a segmented connection scheme and therefore have unpredictable performance.

Figure 32 shows the  $f_{MAX}$  timing model for APEX 20KC devices.

<sup>t</sup>su Routing Delay  $t_H$ t<sub>F1-4</sub> <sup>t</sup>co <sup>t</sup> F5—20  $t_{LUT}$ <sup>t</sup> F20+ ESB t<sub>ESBARC</sub> t<sub>ESBSRC</sub> <sup>t</sup>ESBAWC <sup>t</sup>ESBSWC <sup>t</sup>ESBWASU <sup>t</sup>ESBWDSU ESBSRASU <sup>t</sup>ESBWESU ESBDATASU <sup>t</sup>ESBWADDRSU ESBRADDRSU ESBDATACO1 ESBDATACO2 ESBDD <sup>t</sup>PD <sup>t</sup>PTERMSU <sup>t</sup>PTERMCO

Figure 32. f<sub>MAX</sub> Timing Model

Figures 33 and 34 show the asynchronous and synchronous timingwaveforms, respectively, for the ESB macroparameters in Table 37.




Figure 35. Synchronous Bidirectional Pin External Timing

#### *Notes to Figure 35:*

- (1) The output enable and input registers are LE registers in the LAB adjacent to the bidirectional pin. Use the "Output Enable Routing = Single-Pin" option in the Quartus II software to set the output enable register.
- (2) Use the "Decrease Input Delay to Internal Cells = OFF" option in the Quartus II software to set the LAB-adjacent input register. This maintains a zero hold time for LAB-adjacent registers while giving a fast, position-independent setup time. Set "Decrease Input Delay to Internal Cells = ON" and move the input register farther away from the bidirectional pin for a faster setup time with zero hold time. The exact position where zero hold occurs with the minimum setup time varies with device density and speed grade.

Tables 36 to 38 describes the  $f_{MAX}$  timing parameters shown in Figure 32. Table 39 describes the functional timing parameters.

| Table 36. APEX 2 | Table 36. APEX 20KC f <sub>MAX</sub> LE Timing Parameters |  |
|------------------|---|--|
| Symbol           | Parameter   |  |
| $t_{SU}$         | LE register setup time before clock                       |  |
| $t_H$            | LE register hold time before clock                        |  |
| $t_{CO}$         | LE register clock-to-output delay                         |  |
| $t_{LUT}$        | LUT delay for data-in to data-out                         |  |

| Table 37. APEX 20       | KC f <sub>MAX</sub> ESB Timing Parameters                            |
|-------------------------|--|
| Symbol                  | Parameter  |
| t <sub>ESBARC</sub>     | ESB asynchronous read cycle time                                     |
| t <sub>ESBSRC</sub>     | ESB synchronous read cycle time                                      |
| t <sub>ESBAWC</sub>     | ESB asynchronous write cycle time                                    |
| t <sub>ESBSWC</sub>     | ESB synchronous write cycle time                                     |
| t <sub>ESBWASU</sub>    | ESB write address setup time with respect to WE                      |
| t <sub>ESBWAH</sub>     | ESB write address hold time with respect to WE                       |
| t <sub>ESBWDSU</sub>    | ESB data setup time with respect to WE                               |
| t <sub>ESBWDH</sub>     | ESB data hold time with respect to WE                                |
| t <sub>ESBRASU</sub>    | ESB read address setup time with respect to RE                       |
| t <sub>ESBRAH</sub>     | ESB read address hold time with respect to RE                        |
| t <sub>ESBWESU</sub>    | ESB WE setup time before clock when using input register             |
| t <sub>ESBDATASU</sub>  | ESB data setup time before clock when using input register           |
| t <sub>ESBWADDRSU</sub> | ESB write address setup time before clock when using input registers |
| t <sub>ESBRADDRSU</sub> | ESB read address setup time before clock when using input registers  |
| t <sub>ESBDATACO1</sub> | ESB clock-to-output delay when using output registers                |
| t <sub>ESBDATACO2</sub> | ESB clock-to-output delay without output registers                   |
| t <sub>ESBDD</sub>      | ESB data-in to data-out delay for RAM mode                           |
| t <sub>PD</sub>         | ESB macrocell input to non-registered output                         |
| t <sub>PTERMSU</sub>    | ESB macrocell register setup time before clock                       |
| t <sub>PTERMCO</sub>    | ESB macrocell register clock-to-output delay                         |

| Table 38. APEX 20  | le 38. APEX 20KC f <sub>MAX</sub> Routing Delays    |  |
|--------------------|---|--|
| Symbol             | Parameter   |  |
| t <sub>F1-4</sub>  | Fan-out delay estimate using local interconnect     |  |
| t <sub>F5-20</sub> | Fan-out delay estimate using MegaLab interconnect   |  |
| t <sub>F20+</sub>  | Fan-out delay estimate using FastTrack interconnect |  |

| Table 42. APEX 20K0 | Table 42. APEX 20KC Selectable I/O Standard Input Adder Delays (Part 2 of 2) Note (1) |           |
|---------------------|---|-----------|
| Symbol              | Parameter   | Condition |
| LVDS                | Input adder delay for the LVDS I/O standard   |           |
| CTT                 | Input adder delay for the CTT I/O standard  |           |
| AGP                 | Input adder delay for the AGP I/O standard  |           |

| Symbol          | Parameter   | Condition   |
|-----------------|---|---|
| LVCMOS          | Output adder delay for the LVCMOS I/O standard          |   |
| LVTTL           | Output adder delay for the LVTTL I/O standard           | Cload = 35 pF<br>Rup = 564.5 $\Omega$<br>Rdn = 430 $\Omega$ (2) |
| 2.5 V           | Output adder delay for the 2.5-V I/O standard           | Cload = 35 pF<br>Rup = 450 $\Omega$<br>Rdn = 450 $\Omega$ (2)   |
| 1.8 V           | Output adder delay for the 1.8-V I/O standard           | Cload = 35 pF<br>Rup = 520 $\Omega$<br>Rdn = 480 $\Omega$ (2)   |
| PCI             | Output adder delay for the PCI I/O standard             | Cload = 10 pF<br>Rup = 1M $\Omega$<br>Rdn = 25 $\Omega$ (2)     |
| GTI+            | Output adder delay for the GTL+ I/O standard            | Cload = 30 pF<br>Rup = 25 Ω (2)                                 |
| SSTL-3 Class I  | Output adder delay for the SSTL-3 Class I I/O standard  | Cload1 = 0 pF<br>Cload2 = 30 pF<br>R = 25 $\Omega$ (2)          |
| SSTL-3 Class II | Output adder delay for the SSTL-3 Class II I/O standard | Cload1 = 0 pF<br>Cload2 = 30 pF<br>R = 25 $\Omega$ (2)          |
| SSTL-2 Class I  | Output adder delay for the SSTL-2 Class I I/O standard  |   |
| SSTL-2 Class II | Output adder delay for the SSTL-2 Class II I/O standard |   |
| LVDS            | Output adder delay for the LVDS I/O standard            | Cload = 4 pF<br>R=100 Ω (2)                                     |
| СТТ             | Output adder delay for the CTT I/O standard             |   |
| AGP             | Output adder delay for the AGP I/O standard             |   |

#### Note to Tables 42 and 43:

<sup>(1)</sup> These delays report the differences in delays for different I/O standards. Add the delay for the I/O standard that is used to the external timing parameters.

<sup>(2)</sup> See Figure 36 for more information.

Figure 36. AC Test Conditions for LVTTL, 2.5 V, 1.8 V, PCI & GTL+ I/O Standards




Figure 37. AC Test Conditions for SSTL-3 Class I & II I/O Standards





Figure 38. AC Test Conditions for the LVDS I/O Standard



| Table 51. EP20K400C f <sub>MAX</sub> ESB Timing Parameters |                |      |                |      |                |      |      |
|--|----------------|------|----------------|------|----------------|------|------|
| Symbol   | -7 Speed Grade |      | -8 Speed Grade |      | -9 Speed Grade |      | Unit |
|  | Min            | Max  | Min            | Max  | Min            | Max  | 1    |
| t <sub>ESBARC</sub>  |                | 1.30 |                | 1.51 |                | 1.69 | ns   |
| t <sub>ESBSRC</sub>  |                | 2.35 |                | 2.49 |                | 2.72 | ns   |
| t <sub>ESBAWC</sub>  |                | 2.92 |                | 3.46 |                | 3.86 | ns   |
| t <sub>ESBSWC</sub>  |                | 3.05 |                | 3.44 |                | 3.85 | ns   |
| t <sub>ESBWASU</sub>                                       | 0.45           |      | 0.50           |      | 0.54           |      | ns   |
| t <sub>ESBWAH</sub>  | 0.44           |      | 0.50           |      | 0.55           |      | ns   |
| t <sub>ESBWDSU</sub>                                       | 0.57           |      | 0.63           |      | 0.68           |      | ns   |
| t <sub>ESBWDH</sub>  | 0.44           |      | 0.50           |      | 0.55           |      | ns   |
| t <sub>ESBRASU</sub>                                       | 1.25           |      | 1.43           |      | 1.56           |      | ns   |
| t <sub>ESBRAH</sub>  | 0.00           |      | 0.03           |      | 0.11           |      | ns   |
| t <sub>ESBWESU</sub>                                       | 0.00           |      | 0.00           |      | 0.00           |      | ns   |
| t <sub>ESBDATASU</sub>                                     | 2.01           |      | 2.27           |      | 2.45           |      | ns   |
| t <sub>ESBWADDRSU</sub>                                    | -0.20          |      | -0.24          |      | -0.28          |      | ns   |
| t <sub>ESBRADDRSU</sub>                                    | 0.02           |      | 0.00           |      | -0.02          |      | ns   |
| t <sub>ESBDATACO1</sub>                                    |                | 1.09 |                | 1.28 |                | 1.43 | ns   |
| t <sub>ESBDATACO2</sub>                                    |                | 2.10 |                | 2.52 |                | 2.82 | ns   |
| t <sub>ESBDD</sub>   |                | 2.50 |                | 2.97 |                | 3.32 | ns   |
| $t_{PD}$   |                | 1.48 |                | 1.78 |                | 2.00 | ns   |
| t <sub>PTERMSU</sub>                                       | 0.58           |      | 0.72           |      | 0.81           |      | ns   |
| t <sub>PTERMCO</sub>                                       |                | 1.10 |                | 1.29 |                | 1.45 | ns   |

| Table 52. EP20K400C f <sub>MAX</sub> Routing Delays |                |      |                |      |                |      |      |  |  |  |
|---|----------------|------|----------------|------|----------------|------|------|--|--|--|
| Symbol  | -7 Speed Grade |      | -8 Speed Grade |      | -9 Speed Grade |      | Unit |  |  |  |
|   | Min            | Max  | Min            | Max  | Min            | Max  |      |  |  |  |
| t <sub>F1-4</sub>                                   |                | 0.15 |                | 0.17 |                | 0.19 | ns   |  |  |  |
| t <sub>F5-20</sub>                                  |                | 0.94 |                | 1.06 |                | 1.25 | ns   |  |  |  |
| t <sub>F20+</sub>                                   |                | 1.73 |                | 1.96 |                | 2.30 | ns   |  |  |  |

| Table 61. EP20K600C External Bidirectional Timing Parameters |                |      |                |      |                |      |      |  |  |
|--|----------------|------|----------------|------|----------------|------|------|--|--|
| Symbol   | -7 Speed Grade |      | -8 Speed Grade |      | -9 Speed Grade |      | Unit |  |  |
|  | Min            | Max  | Min            | Max  | Min            | Max  |      |  |  |
| t <sub>INSUBIDIR</sub>                                       | 2.03           |      | 2.57           |      | 2.97           |      | ns   |  |  |
| t <sub>INHBIDIR</sub>  | 0.00           |      | 0.00           |      | 0.00           |      | ns   |  |  |
| t <sub>OUTCOBIDIR</sub>                                      | 2.00           | 4.29 | 2.00           | 4.77 | 2.00           | 5.11 | ns   |  |  |
| t <sub>XZBIDIR</sub>   |                | 8.31 |                | 9.14 |                | 9.76 | ns   |  |  |
| t <sub>ZXBIDIR</sub>   |                | 8.31 |                | 9.14 |                | 9.76 | ns   |  |  |
| t <sub>INSUBIDIRPLL</sub>                                    | 3.99           |      | 4.77           |      | -              |      | ns   |  |  |
| t <sub>INHBIDIRPLL</sub>                                     | 0.00           |      | 0.00           |      | -              |      | ns   |  |  |
| t <sub>OUTCOBIDIRPLL</sub>                                   | 0.50           | 2.37 | 0.50           | 2.63 | -              | -    | ns   |  |  |
| t <sub>XZBIDIRPLL</sub>                                      |                | 6.35 |                | 6.94 |                | -    | ns   |  |  |
| t <sub>ZXBIDIRPI I</sub>                                     |                | 6.35 |                | 6.94 |                | -    | ns   |  |  |

| Table 62. EP20K10 | DOOC f <sub>MAX</sub> LE 7 | iming Microp | arameters      |      |                |      |      |
|-------------------|----------------------------|--------------|----------------|------|----------------|------|------|
| Symbol            | -7 Speed Grade             |              | -8 Speed Grade |      | -9 Speed Grade |      | Unit |
|                   | Min                        | Max          | Min            | Max  | Min            | Max  |      |
| $t_{SU}$          | 0.01                       |              | 0.01           |      | 0.01           |      | ns   |
| t <sub>H</sub>    | 0.10                       |              | 0.10           |      | 0.10           |      | ns   |
| $t_{CO}$          |                            | 0.27         |                | 0.30 |                | 0.32 | ns   |
| $t_{LUT}$         |                            | 0.66         |                | 0.79 |                | 0.92 | ns   |

| Table 69. Selectable I/O Standard Output Delays |                |       |               |       |                |       |      |  |
|---|----------------|-------|---------------|-------|----------------|-------|------|--|
| Symbol  | -7 Speed Grade |       | -8 Speed Grad |       | -9 Speed Grade |       | Unit |  |
|   | Min            | Max   | Min           | Max   | Min            | Max   | Min  |  |
| LVCMOS  |                | 0.00  |               | 0.00  |                | 0.00  | ns   |  |
| LVTTL   |                | 0.00  |               | 0.00  |                | 0.00  | ns   |  |
| 2.5 V   |                | 0.00  |               | 0.00  |                | 0.00  | ns   |  |
| 1.8 V   |                | 1.18  |               | 1.41  |                | 1.57  | ns   |  |
| PCI   |                | -0.52 |               | -0.53 |                | -0.56 | ns   |  |
| GTL+  |                | -0.18 |               | -0.29 |                | -0.39 | ns   |  |
| SSTL-3 Class I                                  |                | -0.67 |               | -0.71 |                | -0.75 | ns   |  |
| SSTL-3 Class II                                 |                | -0.67 |               | -0.71 |                | -0.75 | ns   |  |
| SSTL-2 Class I                                  |                | -0.67 |               | -0.71 |                | -0.75 | ns   |  |
| SSTL-2 Class II                                 |                | -0.67 |               | -0.71 |                | -0.75 | ns   |  |
| LVDS  |                | -0.69 |               | -0.70 |                | -0.73 | ns   |  |
| CTT   |                | 0.00  |               | 0.00  |                | 0.00  | ns   |  |
| AGP   |                | 0.00  | •             | 0.00  |                | 0.00  | ns   |  |

# Power Consumption

To estimate device power consumption, use the interactive power estimator on the Altera web site at http://www.altera.com.

# Configuration & Operation

The APEX 20KC architecture supports several configuration schemes. This section summarizes the device operating modes and available device configuration schemes.

### **Operating Modes**

The APEX architecture uses SRAM configuration elements that require configuration data to be loaded each time the circuit powers up. The process of physically loading the SRAM data into the device is called configuration. During initialization, which occurs immediately after configuration, the device resets registers, enables I/O pins, and begins to operate as a logic device. The I/O pins are tri-stated during power-up, and before and during configuration. Together, the configuration and initialization processes are called *command mode*; normal device operation is called *user mode*.

Before and during device configuration, all I/O pins are pulled to  $\rm V_{CCIO}$  by a built-in weak pull-up resistor.