

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | 3840 |
| Number of Logic Elements/Cells | 38400 |
| Total RAM Bits | 327680 |
| Number of I/O | 708 |
| Number of Gates | 1772000 |
| Voltage - Supply | 1.71V ~ 1.89V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 1020-BBGA |
| Supplier Device Package | 1020-FBGA (33x33) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/ep20k1000cf33c8n |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

...and More Features

- Low-power operation design
 - 1.8-V supply voltage (see Table 2)
 - Copper interconnect reduces power consumption
 - MultiVolt[™] I/O support for 1.8-V, 2.5-V, and 3.3-V interfaces
 - ESBs offering programmable power-saving mode
- Flexible clock management circuitry with up to four phase-locked loops (PLLs)
 - Built-in low-skew clock tree
 - Up to eight global clock signals
 - ClockLockTM feature reducing clock delay and skew
 - − ClockBoost[™] feature providing clock multiplication and division
 - ClockShift[™] feature providing programmable clock phase and delay shifting
- Powerful I/O features
 - Compliant with peripheral component interconnect Special Interest Group (PCI SIG) PCI Local Bus Specification, Revision 2.2 for 3.3-V operation at 33 or 66 MHz and 32 or 64 bits
 - Support for high-speed external memories, including DDR synchronous dynamic RAM (SDRAM) and ZBT static RAM (SRAM)
 - 16 input and 16 output LVDS channels at 840 megabits per second (Mbps)
 - Direct connection from I/O pins to local interconnect providing fast t_{CO} and t_{SU} times for complex logic
 - MultiVolt I/O support for 1.8-V, 2.5-V, and 3.3-V interfaces
 - Programmable clamp to V_{CCIO}
 - Individual tri-state output enable control for each pin
 - Programmable output slew-rate control to reduce switching noise
 - Support for advanced I/O standards, including low-voltage differential signaling (LVDS), LVPECL, PCI-X, AGP, CTT, SSTL-3 and SSTL-2, GTL+, and HSTL Class I
 - Supports hot-socketing operation
 - Pull-up on I/O pins before and during configuration

| Table 2. APEX 20KC Supply Voltages | | | | | |
|---|--------------------------------|--|--|--|--|
| Feature | Voltage | | | | |
| Internal supply voltage (V _{CCINT}) | 1.8 V | | | | |
| MultiVolt I/O interface voltage levels (V _{CCIO}) | 1.8 V, 2.5 V, 3.3 V, 5.0 V (1) | | | | |

Note to Table 2:

(1) APEX 20KC devices can be 5.0-V tolerant by using an external resistor.

APEX 20KC devices include additional features such as enhanced I/O standard support, CAM, additional global clocks, and enhanced ClockLock clock circuitry. Table 7 shows the features included in APEX 20KC devices.

| Table 7. APEX 20KC Device Features (Part 1 of 2) | | | | |
|--|---|--|--|--|
| Feature | APEX 20KC Devices | | | |
| MultiCore system integration | Full support | | | |
| Hot-socketing support | Full support | | | |
| SignalTap logic analysis | Full support | | | |
| 32-/64-bit, 33-MHz PCI | Full compliance | | | |
| 32-/64-bit, 66-MHz PCI | Full compliance in -7 and -8 speed grades in selected devices | | | |
| MultiVolt I/O | 1.8-V, 2.5-V, or 3.3-V V _{CCIO} V _{CCIO} selected bank by bank 5.0-V tolerant with use of external resistor | | | |
| ClockLock support | Clock delay reduction m/(n × v) clock multiplication Drive ClockLock output off-chip External clock feedback ClockShift circuitry LVDS support Up to four PLLs ClockShift clock phase adjustment | | | |
| Dedicated clock and input pins | Eight | | | |

After an APEX 20KC device has been configured, it can be reconfigured in-circuit by resetting the device and loading new data. Real-time changes can be made during system operation, enabling innovative reconfigurable computing applications.

APEX 20KC devices are supported by the Altera Quartus II development system, a single, integrated package that offers HDL and schematic design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, SignalTap logic analysis, and device configuration. The Quartus II software runs on Windows-based PCs, Sun SPARCstations, and HP 9000 Series 700/800 workstations.

The Quartus II software provides NativeLink interfaces to other industry-standard PC- and UNIX workstation-based EDA tools. For example, designers can invoke the Quartus II software from within third-party design tools. Further, the Quartus II software contains built-in optimized synthesis libraries; synthesis tools can use these libraries to optimize designs for APEX 20KC devices. For example, the Synopsys Design Compiler library, supplied with the Quartus II development system, includes DesignWare functions optimized for the APEX 20KC architecture.

Functional Description

APEX 20KC devices incorporate LUT-based logic, product-term-based logic, and memory into one device on an all-copper technology process. Signal interconnections within APEX 20KC devices (as well as to and from device pins) are provided by the FastTrack interconnect—a series of fast, continuous row and column channels that run the entire length and width of the device.

Each I/O pin is fed by an I/O element (IOE) located at the end of each row and column of the FastTrack interconnect. Each IOE contains a bidirectional I/O buffer and a register that can be used as either an input or output register to feed input, output, or bidirectional signals. When used with a dedicated clock pin, these registers provide exceptional performance. IOEs provide a variety of features, such as 3.3-V, 64-bit, 66-MHz PCI compliance; JTAG BST support; slew-rate control; and tri-state buffers. APEX 20KC devices offer enhanced I/O support, including support for 1.8-V I/O, 2.5-V I/O, LVCMOS, LVTTL, LVPECL, 3.3-V PCI, PCI-X, LVDS, GTL+, SSTL-2, SSTL-3, HSTL, CTT, and 3.3-V AGP I/O standards.




Figure 10. FastTrack Connection to Local Interconnect

Figure 11 shows the intersection of a row and column interconnect, and how these forms of interconnects and LEs drive each other.

Row Interconnect

MegaLAB Interconnect

Column Interconnect

Interconnect

Figure 11. Driving the FastTrack Interconnect

APEX 20KC devices include an enhanced interconnect structure for faster routing of input signals with high fan-out. Column I/O pins can drive the FastRowTM interconnect, which routes signals directly into the local interconnect without having to drive through the MegaLAB interconnect. The FastRow lines traverse two MegaLAB structures. Also, these pins can drive the local interconnect directly for fast setup times. On EP20K400C and larger devices, the FastRow interconnect drives the two MegaLAB structures in the top left corner, the two MegaLAB structures in the two right corner, the two MegaLAB structures in the bottom left corner, and the two MegaLAB structures in the bottom right corner. On EP20K200C and smaller devices, FastRow interconnect drives the two MegaLAB structures on the top and the two MegaLAB structures on the bottom of the device. On all devices, the FastRow interconnect drives all local interconnect in the appropriate MegaLAB structures except the end local interconnect on the side of the MegaLAB opposite the ESB. Pins using the FastRow interconnect achieve a faster set-up time, as the signal does not need to use a MegaLAB interconnect line to reach the destination LE. Figure 12 shows the FastRow interconnect.


Select Vertical I/O Pins IOE IOE FastRow Interconnect IOE IOE FastRow Drive Local Interconnect Drives Local Interconnect Interconnect and FastRow in Two MegaLAB Structures Interconnect Local Interconnect LEs MegaLAB MegaLAB *LABs*

Figure 12. APEX 20KC FastRow Interconnect

Table 8 summarizes how various elements of the APEX 20KC architecture drive each other.

CAM is used for high-speed search operations. When searching for data within a RAM block, the search is performed serially. Thus, finding a particular data word can take many cycles. CAM searches all addresses in parallel and outputs the address storing a particular word. When a match is found, a match flag is set high. Figure 23 shows the CAM block diagram.

Figure 25. APEX 20KC Bidirectional I/O Registers Notes (1), (2)



Advanced I/O Standard Support

APEX 20KC IOEs support the following I/O standards: LVTTL, LVCMOS, 1.8-V I/O, 2.5-V I/O, 3.3-V PCI, PCI-X, 3.3-V AGP, LVDS, LVPECL, GTL+, CTT, HSTL Class I, SSTL-3 Class I and II, and SSTL-2 Class I and II.



For more information on I/O standards supported by APEX 20KC devices, see *Application Note 117 (Using Selectable I/O Standards in Altera Devices)*.

The APEX 20KC device contains eight I/O banks. In QFP packages, the banks are linked to form four I/O banks. The I/O banks directly support all standards except LVDS and LVPECL. All I/O banks can support LVDS and LVPECL at up to 156 Mbps per channel with the addition of external resistors. In addition, one block within a bank contains circuitry to support high-speed True-LVDS and LVPECL inputs, and another block within a bank supports high-speed True-LVDS and LVPECL outputs. The LVDS blocks support all of the I/O standards. Each I/O bank has its own VCCIO pins. A single device can support 1.8-V, 2.5-V, and 3.3-V interfaces; each bank can support a different standard independently. Each bank can also use a separate V_{REF} level so that each bank can support any of the terminated standards (such as SSTL-3) independently. Within a bank, any one of the terminated standards can be supported. EP20K400C and larger APEX 20KC devices support the LVDS interface for data pins (EP20K200C devices support LVDS clock pins, but not data pins). EP20K400C and EP20K600C devices support LVDS for data pins at up to 840 Mbps per channel. EP20K1000C devices support LVDS on 16 channels at up to 750 Mbps.

Each bank can support multiple standards with the same VCCIO for output pins. Each bank can support one voltage-referenced I/O standard, but it can support multiple I/O standards with the same VCCIO voltage level. For example, when VCCIO is 3.3 V, a bank can support LVTTL, LVCMOS, 3.3-V PCI, and SSTL-3 for inputs and outputs.

When the LVDS banks are not used for the LVDS I/O standard, they support all of the other I/O standards. Figure 28 shows the arrangement of the APEX 20KC I/O banks.

IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

All APEX 20KC devices provide JTAG BST circuitry that complies with the IEEE Std. 1149.1-1990 specification. JTAG boundary-scan testing can be performed before or after configuration, but not during configuration. APEX 20KC devices can also use the JTAG port for configuration with the Quartus II software or with hardware using either Jam Files (.jam) or Jam Byte-Code Files (.jbc). Finally, APEX 20KC devices use the JTAG port to monitor the logic operation of the device with the SignalTap embedded logic analyzer. APEX 20KC devices support the JTAG instructions shown in Table 13.

| Table 13. APEX 20KC JTAG Instructions | | | | |
|---------------------------------------|--|--|--|--|
| JTAG Instruction | Description | | | |
| SAMPLE/PRELOAD | Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern to be output at the device pins. Also used by the SignalTap embedded logic analyzer. | | | |
| EXTEST | Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins. | | | |
| BYPASS | Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through selected devices to adjacent devices during normal device operation. | | | |
| USERCODE | Selects the 32-bit USERCODE register and places it between the TDI and TDO pins, allowing the USERCODE to be serially shifted out of TDO. | | | |
| IDCODE | Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE to be serially shifted out of TDO. | | | |
| ICR Instructions | Used when configuring an APEX 20KC device via the JTAG port with a MasterBlaster TM or ByteBlasterMV TM download cable, or when using a Jam File or Jam Byte-Code File via an embedded processor. | | | |
| SignalTap Instructions | Monitors internal device operation with the SignalTap embedded logic analyzer. | | | |




Figure 30. APEX 20KC JTAG Waveforms

Table 16 shows the JTAG timing parameters and values for APEX 20KC devices.

| Table 16. APEX 20KC JTAG Timing Parameters & Values | | | | | |
|---|--|-----|-----|------|--|
| Symbol | Parameter | Min | Max | Unit | |
| t _{JCP} | TCK clock period | 100 | | ns | |
| t _{JCH} | TCK clock high time | 50 | | ns | |
| t _{JCL} | TCK clock low time | 50 | | ns | |
| t _{JPSU} | JTAG port setup time | 20 | | ns | |
| t _{JPH} | JTAG port hold time | 45 | | ns | |
| t _{JPCO} | JTAG port clock to output | | 25 | ns | |
| t _{JPZX} | JTAG port high impedance to valid output | | 25 | ns | |
| t _{JPXZ} | JTAG port valid output to high impedance | | 25 | ns | |
| t _{JSSU} | Capture register setup time | 20 | | ns | |
| t _{JSH} | Capture register hold time | 45 | | ns | |
| t _{JSCO} | Update register clock to output | | 35 | ns | |
| t _{JSZX} | Update register high impedance to valid output | | 35 | ns | |
| t _{JSXZ} | Update register valid output to high impedance | | 35 | ns | |



For more information, see the following documents:

 Application Note 39 (IEEE Std. 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices)

Jam Programming & Test Language Specification

Generic Testing

Each APEX 20KC device is functionally tested. Complete testing of each configurable SRAM bit and all logic functionality ensures 100% yield. AC test measurements for APEX 20KC devices are made under conditions equivalent to those defined in the "Timing Model" section on page 65. Multiple test patterns can be used to configure devices during all stages of the production flow. AC test criteria include:

- Power supply transients can affect AC measurements.
- Simultaneous transitions of multiple outputs should be avoided for accurate measurement.
- Threshold tests must not be performed under AC conditions.
- Large-amplitude, fast-ground-current transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between the device ground pin and the test system ground, significant reductions in observable noise immunity can result.

Operating Conditions

Tables 17 through 20 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 1.8-V APEX 20KC devices.

| Table 17. APEX 20KC Device Absolute Maximum Ratings Note (1) | | | | | | | |
|--|----------------------------|--|------|-----|------|--|--|
| Symbol | Parameter | Conditions | Min | Max | Unit | | |
| V _{CCINT} | Supply voltage | With respect to ground (2) | -0.5 | 2.5 | ٧ | | |
| V_{CCIO} | | | -0.5 | 4.6 | ٧ | | |
| VI | DC input voltage | | -0.5 | 4.6 | ٧ | | |
| I _{OUT} | DC output current, per pin | | -25 | 25 | mA | | |
| T _{STG} | Storage temperature | No bias | -65 | 150 | °C | | |
| T_{AMB} | Ambient temperature | Under bias | -65 | 135 | °C | | |
| TJ | Junction temperature | PQFP, RQFP, TQFP, and BGA packages, under bias | | 135 | ° C | | |
| | | Ceramic PGA packages, under bias | | 150 | ° C | | |

| Table 30. SSTL-2 Class II Specifications | | | | | | | |
|--|---------------------------|--------------------------------------|-------------------------|------------------|-------------------------|-------|--|
| Symbol | Parameter | Conditions | Minimum | Typical | Maximum | Units | |
| V _{CCIO} | I/O supply voltage | | 2.375 | 2.5 | 2.625 | V | |
| V _{TT} | Termination voltage | | V _{REF} - 0.04 | V _{REF} | V _{REF} + 0.04 | V | |
| V_{REF} | Reference voltage | | 1.15 | 1.25 | 1.35 | V | |
| V _{IH} | High-level input voltage | | V _{REF} + 0.18 | | V _{CCIO} + 0.3 | V | |
| V _{IL} | Low-level input voltage | | -0.3 | | V _{REF} – 0.18 | V | |
| V _{OH} | High-level output voltage | $I_{OH} = -15.2 \text{ mA } (1)$ | V _{TT} + 0.76 | | | V | |
| V _{OL} | Low-level output voltage | I _{OL} = 15.2 mA <i>(2)</i> | | | V _{TT} – 0.76 | V | |

| Table 31. SSTL-3 Class I Specifications | | | | | | | |
|---|---------------------------|-------------------------------|-------------------------|------------------|-------------------------|-------|--|
| Symbol | Parameter | Conditions | Minimum | Typical | Maximum | Units | |
| V _{CCIO} | I/O supply voltage | | 3.0 | 3.3 | 3.6 | V | |
| V _{TT} | Termination voltage | | V _{REF} – 0.05 | V _{REF} | V _{REF} + 0.05 | V | |
| V _{REF} | Reference voltage | | 1.3 | 1.5 | 1.7 | V | |
| V _{IH} | High-level input voltage | | V _{REF} + 0.2 | | V _{CCIO} + 0.3 | V | |
| V _{IL} | Low-level input voltage | | -0.3 | | V _{REF} - 0.2 | V | |
| V _{OH} | High-level output voltage | $I_{OH} = -8 \text{ mA } (1)$ | V _{TT} + 0.6 | | | V | |
| V _{OL} | Low-level output voltage | I _{OL} = 8 mA (2) | | | V _{TT} – 0.6 | V | |

| Symbol | Parameter | Conditions | Minimum | Typical | Maximum | Units |
|-------------------|---------------------------|---|--------------------------|---------|--------------------------|-------|
| V _{CCIO} | I/O supply voltage | | 3.15 | 3.3 | 3.45 | V |
| V _{REF} | Reference voltage | | 0.39 × V _{CCIO} | | 0.41 × V _{CCIO} | V |
| V _{IH} | High-level input voltage | | 0.5 × V _{CCIO} | | V _{CCIO} + 0.5 | V |
| V _{IL} | Low-level input voltage | | | | 0.3 × V _{CCIO} | V |
| V _{OH} | High-level output voltage | I _{OUT} = -500 μA | 0.9 × V _{CCIO} | | 3.6 | V |
| V _{OL} | Low-level output voltage | I _{OUT} = 1,500 μA | | | 0.1 × V _{CCIO} | V |
| I _I | Input pin leakage current | 0 < V _{IN} < V _{CCIO} | -10 | | 10 | μА |

| Table 35. CT | Table 35. CTT I/O Specifications | | | | | | | |
|---------------------------------------|--|---|------------------------|---------|------------------------|-------|--|--|
| Symbol | Parameter | Conditions | Minimum | Typical | Maximum | Units | | |
| V _{CCIO} | I/O supply voltage | | 3.0 | 3.3 | 3.6 | V | | |
| V _{TT} /V _{REF} (3) | Termination and reference voltage | | 1.35 | 1.5 | 1.65 | V | | |
| V _{IH} | High-level input voltage | | V _{REF} + 0.2 | | | V | | |
| V _{IL} | Low-level input voltage | | | | V _{REF} – 0.2 | V | | |
| I _I | Input pin leakage current | 0 < V _{IN} < V _{CCIO} | -10 | | 10 | μА | | |
| V _{OH} | High-level output voltage | $I_{OH} = -8 \text{ mA } (1)$ | V _{REF} + 0.4 | | | V | | |
| V _{OL} | Low-level output voltage | I _{OL} = 8 mA (2) | | | V _{REF} – 0.4 | V | | |
| I _O | Output leakage current (when output is high Z) | $GND \le V_{OUT} \le V_{CCIO}$ | -10 | | 10 | μА | | |


Notes to Tables 21 through 35:

- (1) The I_{OH} parameter refers to high-level output current.
- (2) The I_{OL} parameter refers to low-level output current. This parameter applies to open-drain pins as well as output pins.
- (3) \hat{V}_{REF} specifies center point of switching range.


Figure 31 shows the output drive characteristics of APEX 20KC devices.

Figure 33. ESB Asynchronous Timing Waveforms

ESB Asynchronous Read



ESB Asynchronous Write






Figure 35. Synchronous Bidirectional Pin External Timing

Notes to Figure 35:

- (1) The output enable and input registers are LE registers in the LAB adjacent to the bidirectional pin. Use the "Output Enable Routing = Single-Pin" option in the Quartus II software to set the output enable register.
- (2) Use the "Decrease Input Delay to Internal Cells = OFF" option in the Quartus II software to set the LAB-adjacent input register. This maintains a zero hold time for LAB-adjacent registers while giving a fast, position-independent setup time. Set "Decrease Input Delay to Internal Cells = ON" and move the input register farther away from the bidirectional pin for a faster setup time with zero hold time. The exact position where zero hold occurs with the minimum setup time varies with device density and speed grade.

Tables 36 to 38 describes the f_{MAX} timing parameters shown in Figure 32. Table 39 describes the functional timing parameters.

| Table 36. APEX 20KC f _{MAX} LE Timing Parameters | | | | | | |
|---|-------------------------------------|--|--|--|--|--|
| Symbol | Parameter | | | | | |
| t_{SU} | LE register setup time before clock | | | | | |
| t_H | LE register hold time before clock | | | | | |
| t_{CO} | LE register clock-to-output delay | | | | | |
| t_{LUT} | LUT delay for data-in to data-out | | | | | |

Tables 44 through 67 show the f_{MAX} and external timing parameters for EPC20K200C, EP20K400C, EP20K600C, and EP20K1000C devices.

| Table 44. EP20K200C f _{MAX} LE Timing Microparameters | | | | | | | | | |
|--|---------|------------------------|------|----------------|------|------|----|--|--|
| Symbol | -7 Spee | d Grade -8 Speed Grade | | -9 Speed Grade | | Unit | | | |
| | Min | Max | Min | Max | Min | Max | | | |
| t_{SU} | 0.01 | | 0.01 | | 0.01 | | ns | | |
| t _H | 0.10 | | 0.10 | | 0.10 | | ns | | |
| t_{CO} | | 0.27 | | 0.30 | | 0.32 | ns | | |
| t_{LUT} | | 0.65 | | 0.78 | | 0.92 | ns | | |

| Symbol | -7 Speed Grade | | -8 Speed Grade | | -9 Speed Grade | | Unit |
|-------------------------|----------------|------|----------------|------|----------------|------|------|
| | Min | Max | Min | Max | Min | Max | |
| t _{ESBARC} | | 1.30 | | 1.51 | | 1.69 | ns |
| t _{ESBSRC} | | 2.35 | | 2.49 | | 2.72 | ns |
| t _{ESBAWC} | | 2.92 | | 3.46 | | 3.86 | ns |
| t _{ESBSWC} | | 3.05 | | 3.44 | | 3.85 | ns |
| t _{ESBWASU} | 0.45 | | 0.50 | | 0.54 | | ns |
| t _{ESBWAH} | 0.44 | | 0.50 | | 0.55 | | ns |
| t _{ESBWDSU} | 0.57 | | 0.63 | | 0.68 | | ns |
| t _{ESBWDH} | 0.44 | | 0.50 | | 0.55 | | ns |
| t _{ESBRASU} | 1.25 | | 1.43 | | 1.56 | | ns |
| t _{ESBRAH} | 0.00 | | 0.03 | | 0.11 | | ns |
| t _{ESBWESU} | 0.00 | | 0.00 | | 0.00 | | ns |
| t _{ESBDATASU} | 2.01 | | 2.27 | | 2.45 | | ns |
| t _{ESBWADDRSU} | -0.20 | | -0.24 | | -0.28 | | ns |
| t _{ESBRADDRSU} | 0.02 | | 0.00 | | -0.02 | | ns |
| t _{ESBDATACO1} | | 1.09 | | 1.28 | | 1.43 | ns |
| t _{ESBDATACO2} | | 2.10 | | 2.52 | | 2.82 | ns |
| t _{ESBDD} | | 2.50 | | 2.97 | | 3.32 | ns |
| t_{PD} | | 1.48 | | 1.78 | | 2.00 | ns |
| t _{PTERMSU} | 0.58 | | 0.72 | | 0.81 | | ns |
| t _{PTERMCO} | | 1.10 | | 1.29 | | 1.45 | ns |

| Symbol | -7 Speed Grade | | -8 Speed Grade | | -9 Speed Grade | | Unit |
|--------------------|----------------|-----|----------------|-----|----------------|-----|------|
| | Min | Max | Min | Max | Min | Max | 1 |
| t _{CH} | 1.33 | | 1.66 | | 2.00 | | ns |
| t _{CL} | 1.33 | | 1.66 | | 2.00 | | ns |
| t _{CLRP} | 0.20 | | 0.20 | | 0.20 | | ns |
| t _{PREP} | 0.20 | | 0.20 | | 0.20 | | ns |
| t _{ESBCH} | 1.33 | | 1.66 | | 2.00 | | ns |
| t _{ESBCL} | 1.33 | | 1.66 | | 2.00 | | ns |
| t _{ESBWP} | 1.05 | | 1.28 | | 1.44 | | ns |
| t _{ESBRP} | 0.87 | | 1.06 | | 1.19 | | ns |

| Table 60. EP20K600C External Timing Parameters | | | | | | | | | |
|--|----------------|------|----------------|------|----------------|------|------|--|--|
| Symbol | -7 Speed Grade | | -8 Speed Grade | | -9 Speed Grade | | Unit | | |
| | Min | Max | Min | Max | Min | Max | | | |
| t _{INSU} | 1.28 | | 1.40 | | 1.45 | | ns | | |
| t _{INH} | 0.00 | | 0.00 | | 0.00 | | ns | | |
| tоитсо | 2.00 | 4.29 | 2.00 | 4.77 | 2.00 | 5.11 | ns | | |
| t _{INSUPLL} | 0.80 | | 0.91 | | = | | ns | | |
| t _{INHPLL} | 0.00 | | 0.00 | | - | | ns | | |
| †OUTCOPLL | 0.50 | 2.37 | 0.50 | 2.63 | - | - | ns | | |

| Table 67. EP20K1000C External Bidirectional Timing Parameters | | | | | | | | |
|---|----------------|------|----------------|------|----------------|-------|------|--|
| Symbol | -7 Speed Grade | | -8 Speed Grade | | -9 Speed Grade | | Unit | |
| | Min | Max | Min | Max | Min | Max | 1 | |
| t _{INSUBIDIR} | 1.86 | | 2.54 | | 3.15 | | ns | |
| t _{INHBIDIR} | 0.00 | | 0.00 | | 0.00 | | ns | |
| t _{OUTCOBIDIR} | 2.00 | 4.63 | 2.00 | 5.26 | 2.00 | 5.69 | ns | |
| t _{XZBIDIR} | | 8.98 | | 9.89 | | 10.67 | ns | |
| t _{ZXBIDIR} | | 8.98 | | 9.89 | | 10.67 | ns | |
| t _{INSUBIDIRPLL} | 4.17 | | 5.27 | | - | | ns | |
| t _{INHBIDIRPLL} | 0.00 | | 0.00 | | - | | ns | |
| t _{OUTCOBIDIRPLL} | 0.50 | 2.32 | 0.50 | 2.55 | - | - | ns | |
| t _{XZBIDIRPLL} | | 6.67 | | 7.18 | | - | ns | |
| t _{ZXBIDIRPLL} | | 6.67 | | 7.18 | | - | ns | |

Tables 68 and 69 show selectable I/O standard input and output delays for APEX 20KC devices. If you select an I/O standard input or output delay other than LVCMOS, add the delay for the selected speed grade to the LVCMOS value.

| Table 68. Selectable I/O Standard Input Delays | | | | | | | | |
|--|----------------|-------|----------------|-------|----------------|-------|------|--|
| Symbol | -7 Speed Grade | | -8 Speed Grade | | -9 Speed Grade | | Unit | |
| | Min | Max | Min | Max | Min | Max | Min | |
| LVCMOS | | 0.00 | | 0.00 | | 0.00 | ns | |
| LVTTL | | 0.00 | | 0.00 | | 0.00 | ns | |
| 2.5 V | | 0.00 | | 0.00 | | 0.00 | ns | |
| 1.8 V | | 0.04 | | 0.11 | | 0.14 | ns | |
| PCI | | 0.00 | | 0.04 | | 0.03 | ns | |
| GTL+ | | -0.30 | | 0.25 | | 0.23 | ns | |
| SSTL-3 Class I | | -0.19 | | -0.13 | | -0.13 | ns | |
| SSTL-3 Class II | | -0.19 | | -0.13 | | -0.13 | ns | |
| SSTL-2 Class I | | -0.19 | | -0.13 | | -0.13 | ns | |
| SSTL-2 Class II | | -0.19 | | -0.13 | | -0.13 | ns | |
| LVDS | | -0.19 | | -0.17 | | -0.16 | ns | |
| CTT | | 0.00 | | 0.00 | | 0.00 | ns | |
| AGP | | 0.00 | | 0.00 | | 0.00 | ns | |