# E·XFL

# Altera - EP20K1000CF33C9 Datasheet



Welcome to <u>E-XFL.COM</u>

### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Active
Number of LABs/CLBs	3840
Number of Logic Elements/Cells	38400
Total RAM Bits	327680
Number of I/O	708
Number of Gates	1772000
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	1020-BBGA, FCBGA
Supplier Device Package	1020-FBGA (33x33)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=ep20k1000cf33c9

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

The ESB can implement a variety of memory functions, including CAM, RAM, dual-port RAM, ROM, and FIFO functions. Embedding the memory directly into the die improves performance and reduces die area compared to distributed-RAM implementations. Moreover, the abundance of cascadable ESBs allows APEX 20KC devices to implement multiple wide memory blocks for high-density designs. The ESB's high speed ensures it can implement small memory blocks without any speed penalty. Additionally, designers can use the ESBs to create as many different-sized memory blocks as the system requires. Figure 1 shows an overview of the APEX 20KC device.



APEX 20KC devices provide four dedicated clock pins and four dedicated input pins that drive register control inputs. These signals ensure efficient distribution of high-speed, low-skew control signals, which use dedicated routing channels to provide short delays and low skews. Four of the dedicated inputs drive four global signals. These four global signals can also be driven by internal logic, providing an ideal solution for a clock divider or internally generated asynchronous clear signals with high fan-out. The dedicated clock pins featured on the APEX 20KC devices can also feed logic. The devices also feature ClockLock and ClockBoost clock management circuitry.

#### **Altera Corporation**

The LAB-wide control signals can be generated from the LAB local interconnect, global signals, and dedicated clock pins. The inherent low skew of the FastTrack interconnect enables it to be used for clock distribution. Figure 4 shows the LAB control signal generation circuit.



#### Figure 4. LAB Control Signal Generation

#### Notes to Figure 4:

- The LABCLR1 and LABCLR2 signals also control asynchronous load and asynchronous preset for LEs within the LAB.
- (2) The SYNCCLR signal can be generated by the local interconnect or global signals.

# Logic Element

The LE, the smallest unit of logic in the APEX 20KC architecture, is compact and provides efficient logic usage. Each LE contains a four-input LUT, which is a function generator that can quickly implement any function of four variables. In addition, each LE contains a programmable register and carry and cascade chains. Each LE drives the local interconnect, MegaLAB interconnect, and FastTrack interconnect routing structures. See Figure 5. Figure 11 shows the intersection of a row and column interconnect, and how these forms of interconnects and LEs drive each other.



Figure 11. Driving the FastTrack Interconnect

APEX 20KC devices include an enhanced interconnect structure for faster routing of input signals with high fan-out. Column I/O pins can drive the FastRow<sup>TM</sup> interconnect, which routes signals directly into the local interconnect without having to drive through the MegaLAB interconnect. The FastRow lines traverse two MegaLAB structures. Also, these pins can drive the local interconnect directly for fast setup times. On EP20K400C and larger devices, the FastRow interconnect drives the two MegaLAB structures in the top left corner, the two MegaLAB structures in the two right corner, the two MegaLAB structures in the bottom left corner, and the two MegaLAB structures in the bottom right corner. On EP20K200C and smaller devices, FastRow interconnect drives the two MegaLAB structures on the top and the two MegaLAB structures on the bottom of the device. On all devices, the FastRow interconnect drives all local interconnect in the appropriate MegaLAB structures except the end local interconnect on the side of the MegaLAB opposite the ESB. Pins using the FastRow interconnect achieve a faster set-up time, as the signal does not need to use a MegaLAB interconnect line to reach the destination LE. Figure 12 shows the FastRow interconnect.



Figure 18. Deep Memory Block Implemented with Multiple ESBs

The ESB implements two forms of dual-port memory: read/write clock mode and input/output clock mode. The ESB can also be used for bidirectional, dual-port memory applications in which two ports read or write simultaneously. To implement this type of dual-port memory, two ESBs are used to support two simultaneous reads or writes.

The ESB can also use Altera megafunctions to implement dual-port RAM applications where both ports can read or write, as shown in Figure 19.





# **Single-Port Mode**

The APEX 20KC ESB also supports a single-port mode, which is used when simultaneous reads and writes are not required. See Figure 22.



#### Note toFigure 22:

(1) All registers can be asynchronously cleared by ESB local interconnect signals, global signals, or the chip-wide reset.

# **Content-Addressable Memory**

In APEX 20KC devices, the ESB can implement CAM. CAM can be thought of as the inverse of RAM. When read, RAM outputs the data for a given address. Conversely, CAM outputs an address for a given data word. For example, if the data FA12 is stored in address 14, the CAM outputs 14 when FA12 is driven into it. CAM is used for high-speed search operations. When searching for data within a RAM block, the search is performed serially. Thus, finding a particular data word can take many cycles. CAM searches all addresses in parallel and outputs the address storing a particular word. When a match is found, a match flag is set high. Figure 23 shows the CAM block diagram.



#### Figure 23. APEX 20KC CAM Block Diagram

CAM can be used in any application requiring high-speed searches, such as networking, communications, data compression, and cache management.

The APEX 20KC on-chip CAM provides faster system performance than traditional discrete CAM. Integrating CAM and logic into the APEX 20KC device eliminates off-chip and on-chip delays, improving system performance.

When in CAM mode, the ESB implements 32-word, 32-bit CAM. Wider or deeper CAM can be implemented by combining multiple CAMs with some ancillary logic implemented in LEs. The Quartus II software combines ESBs and LEs automatically to create larger CAMs.

CAM supports writing "don't care" bits into words of the memory. The "don't care" bit can be used as a mask for CAM comparisons; any bit set to "don't care" has no effect on matches.

The output of the CAM can be encoded or unencoded. When encoded, the ESB outputs an encoded address of the data's location. For instance, if the data is located in address 12, the ESB output is 12. When unencoded, the ESB uses its 16 outputs to show the location of the data over two clock cycles. In this case, if the data is located in address 12, the 12th output line goes high. When using unencoded outputs, two clock cycles are required to read the output because a 16-bit output bus is used to show the status of 32 words.

The encoded output is better suited for designs that ensure duplicate data is not written into the CAM. If duplicate data is written into two locations, the CAM's output will be incorrect. If the CAM may contain duplicate data, the unencoded output is a better solution; CAM with unencoded outputs can distinguish multiple data locations.

CAM can be pre-loaded with data during configuration, or it can be written during system operation. In most cases, two clock cycles are required to write each word into CAM. When "don't care" bits are used, a third clock cycle is required. APEX 20KC devices include an enhanced IOE, which drives the FastRow interconnect. The FastRow interconnect connects a column I/O pin directly to the LAB local interconnect within two MegaLAB structures. This feature provides fast setup times for pins that drive high fan-outs with complex logic, such as PCI designs. For fast bidirectional I/O timing, LE registers using local routing can improve setup times and OE timing. The APEX 20KC IOE also includes direct support for open-drain operation, giving faster clock-to-output for open-drain signals. Some programmable delays in the APEX 20KC IOE offer multiple levels of delay to fine-tune setup and hold time requirements. The Quartus II Compiler sets these delays by default to minimize setup time while providing a zero hold time.

The Quartus II Compiler uses the programmable inversion option to invert signals from the row and column interconnect automatically where appropriate. Because the APEX 20KC IOE offers one output enable per pin, the Quartus II Compiler can emulate open-drain operation efficiently.

The APEX 20KC IOE includes programmable delays that can be activated to ensure zero hold times, minimum clock-to-output times, input IOE register-to-core register transfers, or core-to-output IOE register transfers. A path in which a pin directly drives a register may require the delay to ensure zero hold time, whereas a path in which a pin drives a register through combinatorial logic may not require the delay.

Table 9 describes the APEX 20KC programmable delays and their logic options in the Quartus II software.

Table 9. APEX 20KC Programmable Delay Chains						
Programmable Delay	Quartus II Logic Option					
Input pin to core delay	Decrease input delay to internal cells					
Input pin to input register delay	Decrease input delay to input registers					
Core to output register delay	Decrease input delay to output register					
Output register $t_{CO}$ delay	Increase delay to output pin					
Clock enable delay	Increase clock enable delay					

The Quartus II Compiler can program these delays automatically to minimize setup time while providing a zero hold time.

Figure 27 shows how a column IOE connects to the interconnect.

#### Figure 27. Column IOE Connection to the Interconnect



# **Dedicated Fast I/O Pins**

APEX 20KC devices incorporate an enhancement to support bidirectional pins with high internal fan-out such as PCI control signals. These pins are called dedicated fast I/O pins (FAST1, FAST2, FAST3, and FAST4) and replace dedicated inputs. These pins can be used for fast clock, clear, or high fan-out logic signal distribution. They also can drive out. The dedicated fast I/O pin data output and tri-state control are driven by local interconnect from the adjacent MegaLAB for high speed. Open-drain output pins on APEX 20KC devices (with a series resistor and a pull-up resistor to the 5.0-V supply) can drive 5.0-V CMOS input pins that require a  $V_{IH}$  of 3.5 V. When the pin is inactive, the trace will be pulled up to 5.0 V by the resistor. The open-drain pin will only drive low or tristate; it will never drive high. The rise time is dependent on the value of the pull-up resistor and load impedance. The  $I_{OL}$  current specification should be considered when selecting a pull-up resistor.

# ClockLock & ClockBoost Features

APEX 20KC devices support the ClockLock and ClockBoost clock management features, which are implemented with PLLs. The ClockLock circuitry uses a synchronizing PLL that reduces the clock delay and skew within a device. This reduction minimizes clock-to-output and setup times while maintaining zero hold times. The ClockBoost circuitry, which provides a clock multiplier, allows the designer to enhance device area efficiency by sharing resources within the device. The ClockBoost circuitry allows the designer to distribute a low-speed clock and multiply that clock on-device. APEX 20KC devices include a high-speed clock tree; unlike ASICs, the user does not have to design and optimize the clock tree. The ClockLock and ClockBoost features work in conjunction with the APEX 20KC device's high-speed clock to provide significant improvements in system performance and bandwidth. APEX 20KC devices in -7 and -8 speed grades have PLLs and support the ClockLock and ClockBoost features.

The ClockLock and ClockBoost features in APEX 20KC devices are enabled through the Quartus II software. External devices are not required to use these features.

# **APEX 20KC ClockLock Feature**

APEX 20KC devices include up to four PLLs, which can be used independently. Two PLLs are designed for either general-purpose use or LVDS use (on devices that support LVDS I/O pins). The remaining two PLLs are designed for general-purpose use. The EP20K200C devices have two PLLs; the EP20K400C and larger devices have four PLLs.

The following sections describe some of the features offered by the APEX 20KC PLLs.

# External PLL Feedback

The ClockLock circuit's output can be driven off-chip to clock other devices in the system; further, the feedback loop of the PLL can be routed off-chip. This feature allows the designer to exercise fine control over the I/O interface between the APEX 20KC device and another high-speed device, such as SDRAM.

## Clock Multiplication

The APEX 20KC ClockBoost circuit can multiply or divide clocks by a programmable number. The clock can be multiplied by  $m/(n \times k)$ , where m and k range from 2 to 160 and n ranges from 1 to 16. Clock multiplication and division can be used for time-domain multiplexing and other functions, which can reduce design LE requirements.

# Clock Phase & Delay Adjustment

The APEX 20KC ClockShift feature allows the clock phase and delay to be adjusted. The clock phase can be adjusted by 90° steps. The clock delay can be adjusted to increase or decrease the clock delay by an arbitrary amount, up to one clock period.

# LVDS Support

All APEX 20KC devices support differential LVDS buffers on the input and output clock signals that interface with external devices. This is controlled in the Quartus II software by assigning the clock pins with an LVDS I/O standard assignment.

Two high-speed PLLs are designed to support the LVDS interface. When using LVDS, the I/O clock runs at a slower rate than the data transfer rate. Thus, PLLs are used to multiply the I/O clock internally to capture the LVDS data. For example, an I/O clock may run at 105 MHz to support 840 Mbps LVDS data transfer. In this example, the PLL multiplies the incoming clock by eight to support the high-speed data transfer. You can use PLLs in EP20K400C and larger devices for high-speed LVDS interfacing.

### Lock Signals

The APEX 20KC ClockLock circuitry supports individual LOCK signals. The LOCK signal drives high when the ClockLock circuit has locked onto the input clock. The LOCK signals are optional for each ClockLock circuit; when not used, they are I/O pins.

#### APEX 20KC Programmable Logic Device Data Sheet

Table 20. APEX 20KC Device Capacitance Note (10)								
Symbol	Parameter	Conditions	Min	Max	Unit			
C <sub>IN</sub>	Input capacitance	V <sub>IN</sub> = 0 V, f = 1.0 MHz		8	pF			
C <sub>INCLK</sub>	Input capacitance on dedicated clock pin	V <sub>IN</sub> = 0 V, f = 1.0 MHz		12	pF			
C <sub>OUT</sub>	Output capacitance	V <sub>OUT</sub> = 0 V, f = 1.0 MHz		8	pF			

#### Notes to Tables 17 through 20:

(1) See the Operating Requirements for Altera Devices Data Sheet.

- (2) Minimum DC input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 4.6 V for input currents less than 100 mA and time periods shorter than 20 ns.
- (3) Numbers in parentheses are for industrial-temperature-range devices.
- (4) Maximum  $V_{CC}$  rise time is 100 ms, and  $V_{CC}$  must rise monotonically.
- (5) All pins, including dedicated inputs, clock, I/O, and JTAG pins, may be driven before V<sub>CCINT</sub> and V<sub>CCIO</sub> are powered.
- (6) Typical values are for  $T_A = 25^\circ$  C,  $V_{CCINT} = 1.8$  V, and  $V_{CCIO} = 1.8$  V, 2.5 V or 3.3 V.
- (7) These values are specified under the APEX 20KC device recommended operating conditions, shown in Table 18 on page 55.
- (8) This value is specified for normal device operation. The value may vary during power-up.
- (9) Pin pull-up resistance values will be lower if an external source drives the pin higher than V<sub>CCIO</sub>.
- (10) Capacitance is sample-tested only.

Tables 21 through 35 list the DC operating specifications for the supported I/O standards. These tables list minimal specifications only; APEX 20KC devices may exceed these specifications.

Table 21. LVTTL I/O Specifications								
Symbol	Parameter	Conditions	Minimum	Maximum	Units			
V <sub>CCIO</sub>	Output supply voltage		3.0	3.6	V			
V <sub>IH</sub>	High-level input voltage		2.0	V <sub>CCIO</sub> + 0.3	V			
V <sub>IL</sub>	Low-level input voltage		-0.3	0.8	V			
I <sub>I</sub>	Input pin leakage current	V <sub>IN</sub> = 0 V or 3.3 V	-10	10	μΑ			
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -12 mA, V <sub>CCIO</sub> = 3.0 V (1)	2.4		V			
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 12 mA, V <sub>CCIO</sub> = 3.0 V <i>(2)</i>		0.4	V			

Table 28. GTL+ I/O Specifications									
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units			
V <sub>TT</sub>	Termination voltage		1.35	1.5	1.65	V			
V <sub>REF</sub>	Reference voltage		0.88	1.0	1.12	V			
V <sub>IH</sub>	High-level input voltage		V <sub>REF</sub> + 0.1			V			
V <sub>IL</sub>	Low-level input voltage				V <sub>REF</sub> – 0.1	V			
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 36 mA <i>(2)</i>			0.65	V			

Table 29. SSTL-2 Class I Specifications								
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units		
V <sub>CCIO</sub>	I/O supply voltage		2.375	2.5	2.625	V		
V <sub>TT</sub>	Termination voltage		$V_{REF} - 0.04$	V <sub>REF</sub>	V <sub>REF</sub> + 0.04	V		
V <sub>REF</sub>	Reference voltage		1.15	1.25	1.35	V		
V <sub>IH</sub>	High-level input voltage		V <sub>REF</sub> + 0.18		V <sub>CCIO</sub> + 0.3	V		
V <sub>IL</sub>	Low-level input voltage		-0.3		V <sub>REF</sub> – 0.18	V		
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -7.6 mA (1)	V <sub>TT</sub> + 0.57			V		
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 7.6 mA <i>(2)</i>			V <sub>TT</sub> – 0.57	V		

Table 34. 3.3-V AGP I/O Specifications							
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units	
V <sub>CCIO</sub>	I/O supply voltage		3.15	3.3	3.45	V	
V <sub>REF</sub>	Reference voltage		$0.39 \times V_{CCIO}$		$0.41 \times V_{CCIO}$	V	
V <sub>IH</sub>	High-level input voltage		$0.5  imes V_{CCIO}$		V <sub>CCIO</sub> + 0.5	V	
V <sub>IL</sub>	Low-level input voltage				$0.3 \times V_{CCIO}$	V	
V <sub>OH</sub>	High-level output voltage	I <sub>OUT</sub> = -500 μA	$0.9 \times V_{CCIO}$		3.6	V	
V <sub>OL</sub>	Low-level output voltage	l <sub>OUT</sub> = 1,500 μA			$0.1 \times V_{CCIO}$	V	
lį	Input pin leakage current	$0 < V_{IN} < V_{CCIO}$	-10		10	μA	

Table 35. CTT I/O Specifications								
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units		
V <sub>CCIO</sub>	I/O supply voltage		3.0	3.3	3.6	V		
V <sub>TT</sub> /V <sub>REF</sub> (3)	Termination and reference voltage		1.35	1.5	1.65	V		
V <sub>IH</sub>	High-level input voltage		V <sub>REF</sub> + 0.2			V		
V <sub>IL</sub>	Low-level input voltage				V <sub>REF</sub> – 0.2	V		
I <sub>I</sub>	Input pin leakage current	$0 < V_{IN} < V_{CCIO}$	-10		10	μΑ		
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -8 mA (1)	V <sub>REF</sub> + 0.4			V		
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 8 mA <i>(2)</i>			V <sub>REF</sub> – 0.4	V		
Io	Output leakage current (when output is high Z)	$GND \le V_{OUT} \le V_{CCIO}$	-10		10	μA		

Notes to Tables 21 through 35:

(1) The I<sub>OH</sub> parameter refers to high-level output current.

(2) The I<sub>OL</sub> parameter refers to low-level output current. This parameter applies to open-drain pins as well as output pins.

(3)  $V_{\text{REF}}$  specifies center point of switching range.

Figure 31 shows the output drive characteristics of APEX 20KC devices.

Table 42. APEX 20KC Se	Note (1)	
Symbol	Parameter	Condition
LVDS	Input adder delay for the LVDS I/O standard	
СТТ	Input adder delay for the CTT I/O standard	
AGP	Input adder delay for the AGP I/O standard	

Table 43. APEX 20KC Selectable I/O Standard Output Adder Delays   Note (1)						
Symbol	Parameter	Condition				
LVCMOS	Output adder delay for the LVCMOS I/O standard					
LVTTL	Output adder delay for the LVTTL I/O standard	Cload = 35 pF Rup = 564.5 $\Omega$ Rdn = 430 $\Omega$ (2)				
2.5 V	Output adder delay for the 2.5-V I/O standard	Cload = 35 pF Rup = 450 $\Omega$ Rdn = 450 $\Omega$ (2)				
1.8 V	Output adder delay for the 1.8-V I/O standard	Cload = 35 pF Rup = 520 $\Omega$ Rdn = 480 $\Omega$ (2)				
PCI	Output adder delay for the PCI I/O standard	Cload = 10 pF Rup = 1M $\Omega$ Rdn = 25 $\Omega$ (2)				
GTI+	Output adder delay for the GTL+ I/O standard	Cload = 30 pF Rup = 25 Ω <i>(2)</i>				
SSTL-3 Class I	Output adder delay for the SSTL-3 Class I I/O standard	Cload1 = 0 pF Cload2 = 30 pF R = 25 $\Omega$ (2)				
SSTL-3 Class II	Output adder delay for the SSTL-3 Class II I/O standard	Cload1 = 0 pF Cload2 = 30 pF R = 25 $\Omega$ (2)				
SSTL-2 Class I	Output adder delay for the SSTL-2 Class I I/O standard					
SSTL-2 Class II	Output adder delay for the SSTL-2 Class II I/O standard					
LVDS	Output adder delay for the LVDS I/O standard	Cload = 4 pF R=100 Ω (2)				
CTT	Output adder delay for the CTT I/O standard					
AGP	Output adder delay for the AGP I/O standard					

#### Note to Tables 42 and 43:

- (1) These delays report the differences in delays for different I/O standards. Add the delay for the I/O standard that is used to the external timing parameters.
- (2) See Figure 36 for more information.

Figure 36. AC Test Conditions for LVTTL, 2.5 V, 1.8 V, PCI & GTL+ I/O Standards











Table 49. EP20K200C External Bidirectional Timing Parameters									
Symbol	-7 Speed Grade		-7 Speed Grade -8 Speed Grade		-8 Speed Grade -9		-9 Speed Grade		
	Min	Max	Min	Max	Min	Max			
t <sub>INSUBIDIR</sub>	1.38		1.78		1.99		ns		
t <sub>INHBIDIR</sub>	0.00		0.00		0.00		ns		
t <sub>OUTCOBIDIR</sub>	2.00	3.79	2.00	4.31	2.00	4.70	ns		
t <sub>XZBIDIR</sub>		6.12		6.51		7.89	ns		
t <sub>ZXBIDIR</sub>		6.12		6.51		7.89	ns		
t <sub>INSUBIDIRPLL</sub>	2.82		3.47		-		ns		
t <sub>INHBIDIRPLL</sub>	0.00		0.00		-		ns		
t <sub>OUTCOBIDIRPLL</sub>	0.50	2.36	0.50	2.62	-	-	ns		
t <sub>XZBIDIRPLL</sub>		4.69		4.82		-	ns		
t <sub>ZXBIDIRPLL</sub>		4.69		4.82		-	ns		

Table 50. EP20K400C f <sub>MAX</sub> LE Timing Parameters								
Symbol	-7 Speed Grade		-8 Speed Grade		e -9 Speed Grade		Unit	
	Min	Max	Min	Max	Min	Max		
t <sub>SU</sub>	0.01		0.01		0.01		ns	
t <sub>H</sub>	0.10		0.10		0.10		ns	
t <sub>CO</sub>		0.27		0.30		0.32	ns	
t <sub>LUT</sub>		0.65		0.78		0.92	ns	

# Г

٦

Table 53. EP20K400C Minimum Pulse Width Timing Parameters									
Symbol	-7 Spee	d Grade	-8 Spee	d Grade	ade -9 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max			
t <sub>CH</sub>	1.33		1.66		2.00		ns		
t <sub>CL</sub>	1.33		1.66		2.00		ns		
t <sub>CLRP</sub>	0.20		0.20		0.20		ns		
t <sub>PREP</sub>	0.20		0.20		0.20		ns		
t <sub>ESBCH</sub>	1.33		1.66		2.00		ns		
t <sub>ESBCL</sub>	1.33		1.66		2.00		ns		
t <sub>ESBWP</sub>	1.05		1.28		1.44		ns		
t <sub>ESBRP</sub>	0.87		1.06		1.19		ns		

Table 54. EP20K400C External Timing Parameters									
Symbol	-7 Speed Grade		-8 Spee	ed Grade	-9 Speed	) Speed Grade			
	Min	Max	Min	Max	Min	Max			
t <sub>INSU</sub>	1.37		1.52		1.64		ns		
t <sub>INH</sub>	0.00		0.00		0.00		ns		
t <sub>оитсо</sub>	2.00	4.25	2.00	4.61	2.00	5.03	ns		
t <sub>INSUPLL</sub>	0.80		0.91		-		ns		
tINHPLL	0.00		0.00		-		ns		
t <sub>OUTCOPLL</sub>	0.50	2.27	0.50	2.55	-	-	ns		

٦

Table 55. EP20K400C External Bidirectional Timing Parameters										
Symbol	-7 Spec	ed Grade	-8 Spee	ed Grade	-9 Speed Grade		Unit			
	Min	Max	Min	Max	Min	Max				
t <sub>INSUBIDIR</sub>	1.29		1.67		1.92		ns			
t <sub>INHBIDIR</sub>	0.00		0.00		0.00		ns			
t <sub>OUTCOBIDIR</sub>	2.00	4.25	2.00	4.61	2.00	5.03	ns			
t <sub>XZBIDIR</sub>		6.55		6.97		7.35	ns			
t <sub>ZXBIDIR</sub>		6.55		6.97		7.36	ns			
t <sub>INSUBIDIRPLL</sub>	3.22		3.80		-		ns			
t <sub>INHBIDIRPLL</sub>	0.00		0.00		-		ns			
t <sub>OUTCOBIDIRPLL</sub>	0.50	2.27	0.50	2.55	-	-	ns			
tXZBIDIRPLL		4.62		4.84		-	ns			
t <sub>ZXBIDIRPLL</sub>		4.62		4.84		-	ns			

Table 56. EP20K600C f <sub>MAX</sub> LE Timing Parameters									
Symbol	-7 Spee	-7 Speed Grade -8 Speed Grade -9 Speed Grade		d Grade	Unit				
	Min	Max	Min	Max	Min	Max			
t <sub>SU</sub>	0.01		0.01		0.01		ns		
t <sub>H</sub>	0.10		0.10		0.10		ns		
t <sub>CO</sub>		0.27		0.30		0.32	ns		
t <sub>LUT</sub>		0.65		0.78		0.92	ns		

Г

Table 59. EP20K600C Minimum Pulse Width Timing Parameters									
Symbol	-7 Spee	d Grade	-8 Speed Grade -9 Speed (		ed Grade	Unit			
	Min	Max	Min	Max	Min	Max			
t <sub>CH</sub>	1.33		1.66		2.00		ns		
t <sub>CL</sub>	1.33		1.66		2.00		ns		
t <sub>CLRP</sub>	0.20		0.20		0.20		ns		
t <sub>PREP</sub>	0.20		0.20		0.20		ns		
t <sub>ESBCH</sub>	1.33		1.66		2.00		ns		
t <sub>ESBCL</sub>	1.33		1.66		2.00		ns		
t <sub>ESBWP</sub>	1.05		1.28		1.44		ns		
t <sub>ESBRP</sub>	0.87		1.06		1.19		ns		

Table 60. EP20K600C External Timing Parameters									
Symbol	-7 Speed Grade		-8 Spee	ed Grade	-9 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max			
t <sub>INSU</sub>	1.28		1.40		1.45		ns		
t <sub>INH</sub>	0.00		0.00		0.00		ns		
t <sub>outco</sub>	2.00	4.29	2.00	4.77	2.00	5.11	ns		
t <sub>INSUPLL</sub>	0.80		0.91		-		ns		
t <sub>INHPLL</sub>	0.00		0.00		-		ns		
t <sub>OUTCOPLL</sub>	0.50	2.37	0.50	2.63	-	-	ns		