



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	3840
Number of Logic Elements/Cells	38400
Total RAM Bits	327680
Number of I/O	508
Number of Gates	1772000
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	672-BBGA
Supplier Device Package	672-FBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k1000cf672c9es

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

After an APEX 20KC device has been configured, it can be reconfigured in-circuit by resetting the device and loading new data. Real-time changes can be made during system operation, enabling innovative reconfigurable computing applications.

APEX 20KC devices are supported by the Altera Quartus II development system, a single, integrated package that offers HDL and schematic design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, SignalTap logic analysis, and device configuration. The Quartus II software runs on Windows-based PCs, Sun SPARCstations, and HP 9000 Series 700/800 workstations.


The Quartus II software provides NativeLink interfaces to other industry-standard PC- and UNIX workstation-based EDA tools. For example, designers can invoke the Quartus II software from within third-party design tools. Further, the Quartus II software contains built-in optimized synthesis libraries; synthesis tools can use these libraries to optimize designs for APEX 20KC devices. For example, the Synopsys Design Compiler library, supplied with the Quartus II development system, includes DesignWare functions optimized for the APEX 20KC architecture.

# Functional Description

APEX 20KC devices incorporate LUT-based logic, product-term-based logic, and memory into one device on an all-copper technology process. Signal interconnections within APEX 20KC devices (as well as to and from device pins) are provided by the FastTrack interconnect—a series of fast, continuous row and column channels that run the entire length and width of the device.

Each I/O pin is fed by an I/O element (IOE) located at the end of each row and column of the FastTrack interconnect. Each IOE contains a bidirectional I/O buffer and a register that can be used as either an input or output register to feed input, output, or bidirectional signals. When used with a dedicated clock pin, these registers provide exceptional performance. IOEs provide a variety of features, such as 3.3-V, 64-bit, 66-MHz PCI compliance; JTAG BST support; slew-rate control; and tri-state buffers. APEX 20KC devices offer enhanced I/O support, including support for 1.8-V I/O, 2.5-V I/O, LVCMOS, LVTTL, LVPECL, 3.3-V PCI, PCI-X, LVDS, GTL+, SSTL-2, SSTL-3, HSTL, CTT, and 3.3-V AGP I/O standards.

The ESB can implement a variety of memory functions, including CAM, RAM, dual-port RAM, ROM, and FIFO functions. Embedding the memory directly into the die improves performance and reduces die area compared to distributed-RAM implementations. Moreover, the abundance of cascadable ESBs allows APEX 20KC devices to implement multiple wide memory blocks for high-density designs. The ESB's high speed ensures it can implement small memory blocks without any speed penalty. Additionally, designers can use the ESBs to create as many different-sized memory blocks as the system requires. Figure 1 shows an overview of the APEX 20KC device.




APEX 20KC devices provide four dedicated clock pins and four dedicated input pins that drive register control inputs. These signals ensure efficient distribution of high-speed, low-skew control signals, which use dedicated routing channels to provide short delays and low skews. Four of the dedicated inputs drive four global signals. These four global signals can also be driven by internal logic, providing an ideal solution for a clock divider or internally generated asynchronous clear signals with high fan-out. The dedicated clock pins featured on the APEX 20KC devices can also feed logic. The devices also feature ClockLock and ClockBoost clock

8 Altera Corporation

management circuitry.

Figure 3. LAB Structure



Each LAB contains dedicated logic for driving control signals to its LEs and ESBs. The control signals include clock, clock enable, asynchronous clear, asynchronous preset, asynchronous load, synchronous clear, and synchronous load signals. A maximum of six control signals can be used at a time. Although synchronous load and clear signals are generally used when implementing counters, they can also be used with other functions.

Each LAB can use two clocks and two clock enable signals. Each LAB's clock and clock enable signals are linked (e.g., any LE in a particular LAB using CLK1 will also use CLKENA1). LEs with the same clock but different clock enable signals either use both clock signals in one LAB or are placed into separate LABs.

If both the rising and falling edges of a clock are used in a LAB, both LAB-wide clock signals are used.

#### Cascade Chain

With the cascade chain, the APEX 20KC architecture can implement functions with a very wide fan-in. Adjacent LUTs can compute portions of a function in parallel; the cascade chain serially connects the intermediate values. The cascade chain can use a logical AND or logical OR (via De Morgan's inversion) to connect the outputs of adjacent LEs. Each additional LE provides four more inputs to the effective width of a function, with a short cascade delay. Cascade chain logic can be created automatically by the Quartus II Compiler during design processing, or manually by the designer during design entry.

Cascade chains longer than ten LEs are implemented automatically by linking LABs together. For enhanced fitting, a long cascade chain skips alternate LABs in a MegaLAB structure. A cascade chain longer than one LAB skips either from an even-numbered LAB to the next even-numbered LAB, or from an odd-numbered LAB to the next odd-numbered LAB. For example, the last LE of the first LAB in the upper-left MegaLAB structure carries to the first LE of the third LAB in the MegaLAB structure. Figure 7 shows how the cascade function can connect adjacent LEs to form functions with a wide fan-in.







Figure 14. APEX 20KC Macrocell



For registered functions, each macrocell register can be programmed individually to implement D, T, JK, or SR operation with programmable clock control. The register can be bypassed for combinatorial operation. During design entry, the designer specifies the desired register type; the Quartus II software then selects the most efficient register operation for each registered function to optimize resource utilization. The Quartus II software or other synthesis tools can also select the most efficient register operation automatically when synthesizing HDL designs.

Each programmable register can be clocked by one of two ESB-wide clocks. The ESB-wide clocks can be generated from device dedicated clock pins, global signals, or local interconnect. Each clock also has an associated clock enable, generated from the local interconnect. The clock and clock enable signals are related for a particular ESB; any macrocell using a clock also uses the associated clock enable.

If both the rising and falling edges of a clock are used in an ESB, both ESB-wide clock signals are used.

# Input/Output Clock Mode

The input/output clock mode contains two clocks. One clock controls all registers for inputs into the ESB: data input, WE, RE, read address, and write address. The other clock controls the ESB data output registers. The ESB also supports clock enable and asynchronous clear signals; these signals also control the reading and writing of registers independently. Input/output clock mode is commonly used for applications where the reads and writes occur at the same system frequency, but require different clock enable signals for the input and output registers. Figure 21 shows the ESB in input/output clock mode.





Figure 21. ESB in Input/Output Clock Mode Note (1)

Note to Figure 21:

(1) All registers can be cleared asynchronously by ESB local interconnect signals, global signals, or the chip-wide reset.

Figure 23. APEX 20KC CAM Block Diagram



CAM can be used in any application requiring high-speed searches, such as networking, communications, data compression, and cache management.

The APEX 20KC on-chip CAM provides faster system performance than traditional discrete CAM. Integrating CAM and logic into the APEX 20KC device eliminates off-chip and on-chip delays, improving system performance.

When in CAM mode, the ESB implements 32-word, 32-bit CAM. Wider or deeper CAM can be implemented by combining multiple CAMs with some ancillary logic implemented in LEs. The Quartus II software combines ESBs and LEs automatically to create larger CAMs.

CAM supports writing "don't care" bits into words of the memory. The "don't care" bit can be used as a mask for CAM comparisons; any bit set to "don't care" has no effect on matches.

The output of the CAM can be encoded or unencoded. When encoded, the ESB outputs an encoded address of the data's location. For instance, if the data is located in address 12, the ESB output is 12. When unencoded, the ESB uses its 16 outputs to show the location of the data over two clock cycles. In this case, if the data is located in address 12, the 12th output line goes high. When using unencoded outputs, two clock cycles are required to read the output because a 16-bit output bus is used to show the status of 32 words.

The encoded output is better suited for designs that ensure duplicate data is not written into the CAM. If duplicate data is written into two locations, the CAM's output will be incorrect. If the CAM may contain duplicate data, the unencoded output is a better solution; CAM with unencoded outputs can distinguish multiple data locations.

CAM can be pre-loaded with data during configuration, or it can be written during system operation. In most cases, two clock cycles are required to write each word into CAM. When "don't care" bits are used, a third clock cycle is required.

# Implementing Logic in ROM

In addition to implementing logic with product terms, the ESB can implement logic functions when it is programmed with a read-only pattern during configuration, creating a large LUT. With LUTs, combinatorial functions are implemented by looking up the results, rather than by computing them. This implementation of combinatorial functions can be faster than using algorithms implemented in general logic, a performance advantage that is further enhanced by the fast access times of ESBs. The large capacity of ESBs enables designers to implement complex functions in one logic level without the routing delays associated with linked LEs or distributed RAM blocks. Parameterized functions such as LPM functions can take advantage of the ESB automatically. Further, the Quartus II software can implement portions of a design with ESBs where appropriate.

## **Programmable Speed/Power Control**

APEX 20KC ESBs offer a high-speed mode that supports very fast operation on an ESB-by-ESB basis. When high speed is not required, this feature can be turned off to reduce the ESB's power dissipation by up to 50%. ESBs that run at low power incur a nominal timing delay adder. This Turbo Bit<sup>TM</sup> option is available for ESBs that implement product-term logic or memory functions. An ESB that is not used will be powered down so that it does not consume DC current.

Designers can program each ESB in the APEX 20KC device for either high-speed or low-power operation. As a result, speed-critical paths in the design can run at high speed, while the remaining paths operate at reduced power.

# I/O Structure

The APEX 20KC IOE contains a bidirectional I/O buffer and a register that can be used either as an input register for external data requiring fast setup times or as an output register for data requiring fast clock-to-output performance. IOEs can be used as input, output, or bidirectional pins.

APEX 20KC devices include an enhanced IOE, which drives the FastRow interconnect. The FastRow interconnect connects a column I/O pin directly to the LAB local interconnect within two MegaLAB structures. This feature provides fast setup times for pins that drive high fan-outs with complex logic, such as PCI designs. For fast bidirectional I/O timing, LE registers using local routing can improve setup times and OE timing. The APEX 20KC IOE also includes direct support for open-drain operation, giving faster clock-to-output for open-drain signals. Some programmable delays in the APEX 20KC IOE offer multiple levels of delay to fine-tune setup and hold time requirements. The Quartus II Compiler sets these delays by default to minimize setup time while providing a zero hold time.

The Quartus II Compiler uses the programmable inversion option to invert signals from the row and column interconnect automatically where appropriate. Because the APEX 20KC IOE offers one output enable per pin, the Quartus II Compiler can emulate open-drain operation efficiently.

The APEX 20KC IOE includes programmable delays that can be activated to ensure zero hold times, minimum clock-to-output times, input IOE register-to-core register transfers, or core-to-output IOE register transfers. A path in which a pin directly drives a register may require the delay to ensure zero hold time, whereas a path in which a pin drives a register through combinatorial logic may not require the delay.

Table 9 describes the APEX 20KC programmable delays and their logic options in the Quartus II software.

Table 9. APEX 20KC Programmable Delay Chains					
Programmable Delay	Quartus II Logic Option				
Input pin to core delay	Decrease input delay to internal cells				
Input pin to input register delay	Decrease input delay to input registers				
Core to output register delay	Decrease input delay to output register				
Output register t <sub>CO</sub> delay	Increase delay to output pin				
Clock enable delay	Increase clock enable delay				

The Quartus II Compiler can program these delays automatically to minimize setup time while providing a zero hold time.

#### Clock Multiplication

The APEX 20KC ClockBoost circuit can multiply or divide clocks by a programmable number. The clock can be multiplied by  $m/(n \times k)$ , where m and k range from 2 to 160 and n ranges from 1 to 16. Clock multiplication and division can be used for time-domain multiplexing and other functions, which can reduce design LE requirements.

#### Clock Phase & Delay Adjustment

The APEX 20KC ClockShift feature allows the clock phase and delay to be adjusted. The clock phase can be adjusted by 90° steps. The clock delay can be adjusted to increase or decrease the clock delay by an arbitrary amount, up to one clock period.

#### LVDS Support

All APEX 20KC devices support differential LVDS buffers on the input and output clock signals that interface with external devices. This is controlled in the Quartus II software by assigning the clock pins with an LVDS I/O standard assignment.

Two high-speed PLLs are designed to support the LVDS interface. When using LVDS, the I/O clock runs at a slower rate than the data transfer rate. Thus, PLLs are used to multiply the I/O clock internally to capture the LVDS data. For example, an I/O clock may run at 105 MHz to support 840 Mbps LVDS data transfer. In this example, the PLL multiplies the incoming clock by eight to support the high-speed data transfer. You can use PLLs in EP20K400C and larger devices for high-speed LVDS interfacing.

#### Lock Signals

The APEX 20KC ClockLock circuitry supports individual LOCK signals. The LOCK signal drives high when the ClockLock circuit has locked onto the input clock. The LOCK signals are optional for each ClockLock circuit; when not used, they are I/O pins.

Table 2	Table 20. APEX 20KC Device Capacitance Note (10)							
Symbol	Parameter	Conditions	Min	Max	Unit			
C <sub>IN</sub>	Input capacitance	V <sub>IN</sub> = 0 V, f = 1.0 MHz		8	pF			
C <sub>INCLK</sub>	Input capacitance on dedicated clock pin	V <sub>IN</sub> = 0 V, f = 1.0 MHz		12	pF			
C <sub>OUT</sub>	Output capacitance	V <sub>OUT</sub> = 0 V, f = 1.0 MHz		8	pF			

#### Notes to Tables 17 through 20:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 4.6 V for input currents less than 100 mA and time periods shorter than 20 ns.
- (3) Numbers in parentheses are for industrial-temperature-range devices.
- (4) Maximum  $V_{CC}$  rise time is 100 ms, and  $V_{CC}$  must rise monotonically.
- (5) All pins, including dedicated inputs, clock, I/O, and JTAG pins, may be driven before V<sub>CCINT</sub> and V<sub>CCIO</sub> are powered.
- (6) Typical values are for  $T_A = 25^{\circ}$  C,  $V_{CCINT} = 1.8$  V, and  $V_{CCIO} = 1.8$  V, 2.5 V or 3.3 V.
- (7) These values are specified under the APEX 20KC device recommended operating conditions, shown in Table 18 on page 55.
- (8) This value is specified for normal device operation. The value may vary during power-up.
- (9) Pin pull-up resistance values will be lower if an external source drives the pin higher than V<sub>CCIO</sub>.
- (10) Capacitance is sample-tested only.

Tables 21 through 35 list the DC operating specifications for the supported I/O standards. These tables list minimal specifications only; APEX 20KC devices may exceed these specifications.

Table 21. LV	TTL I/O Specification	s			
Symbol	Parameter	Conditions	Minimum	Maximum	Units
V <sub>CCIO</sub>	Output supply voltage		3.0	3.6	V
V <sub>IH</sub>	High-level input voltage		2.0	V <sub>CCIO</sub> + 0.3	V
V <sub>IL</sub>	Low-level input voltage		-0.3	0.8	V
I <sub>I</sub>	Input pin leakage current	V <sub>IN</sub> = 0 V or 3.3 V	-10	10	μΑ
V <sub>OH</sub>	High-level output voltage	$I_{OH} = -12 \text{ mA},$ $V_{CCIO} = 3.0 \text{ V } (1)$	2.4		V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 12 mA, V <sub>CCIO</sub> = 3.0 V (2)		0.4	V

Table 30. SSTL-2 Class II Specifications							
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units	
V <sub>CCIO</sub>	I/O supply voltage		2.375	2.5	2.625	V	
V <sub>TT</sub>	Termination voltage		V <sub>REF</sub> - 0.04	V <sub>REF</sub>	V <sub>REF</sub> + 0.04	V	
$V_{REF}$	Reference voltage		1.15	1.25	1.35	V	
V <sub>IH</sub>	High-level input voltage		V <sub>REF</sub> + 0.18		V <sub>CCIO</sub> + 0.3	V	
V <sub>IL</sub>	Low-level input voltage		-0.3		V <sub>REF</sub> – 0.18	V	
V <sub>OH</sub>	High-level output voltage	$I_{OH} = -15.2 \text{ mA } (1)$	V <sub>TT</sub> + 0.76			V	
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 15.2 mA <i>(2)</i>			V <sub>TT</sub> – 0.76	V	


Table 31. SSTL-3 Class I Specifications								
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units		
V <sub>CCIO</sub>	I/O supply voltage		3.0	3.3	3.6	V		
V <sub>TT</sub>	Termination voltage		V <sub>REF</sub> – 0.05	V <sub>REF</sub>	V <sub>REF</sub> + 0.05	V		
V <sub>REF</sub>	Reference voltage		1.3	1.5	1.7	V		
V <sub>IH</sub>	High-level input voltage		V <sub>REF</sub> + 0.2		V <sub>CCIO</sub> + 0.3	V		
V <sub>IL</sub>	Low-level input voltage		-0.3		V <sub>REF</sub> – 0.2	V		
V <sub>OH</sub>	High-level output voltage	$I_{OH} = -8 \text{ mA } (1)$	V <sub>TT</sub> + 0.6			V		
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 8 mA (2)			V <sub>TT</sub> – 0.6	V		

Table 32. SSTL-3 Class II Specifications								
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units		
V <sub>CCIO</sub>	I/O supply voltage		3.0	3.3	3.6	V		
V <sub>TT</sub>	Termination voltage		V <sub>REF</sub> - 0.05	V <sub>REF</sub>	V <sub>REF</sub> + 0.05	V		
V <sub>REF</sub>	Reference voltage		1.3	1.5	1.7	V		
V <sub>IH</sub>	High-level input voltage		V <sub>REF</sub> + 0.2		V <sub>CCIO</sub> + 0.3	V		
V <sub>IL</sub>	Low-level input voltage		-0.3		V <sub>REF</sub> – 0.2	V		
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -16 mA (1)	V <sub>TT</sub> + 0.8			V		
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 16 mA (2)			V <sub>TT</sub> – 0.8	V		

Table 33. HSTL Class I I/O Specifications								
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units		
V <sub>CCIO</sub>	I/O supply voltage		1.71	1.8	1.89	٧		
V <sub>TT</sub>	Termination voltage		V <sub>REF</sub> - 0.05	V <sub>REF</sub>	V <sub>REF</sub> + 0.05	V		
V <sub>REF</sub>	Reference voltage		0.68	0.75	0.90	V		
V <sub>IH</sub>	High-level input voltage		V <sub>REF</sub> + 0.1		V <sub>CCIO</sub> + 0.3	V		
V <sub>IL</sub>	Low-level input voltage		-0.3		V <sub>REF</sub> – 0.1	V		
V <sub>OH</sub>	High-level output voltage	$I_{OH} = -8 \text{ mA } (1)$	V <sub>CCIO</sub> - 0.4			V		
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 8 mA (2)			0.4	V		

Figure 34. ESB Synchronous Timing Waveforms

#### **ESB Synchronous Read**



#### ESB Synchronous Write (ESB Output Registers Used)




Figure 35 shows the timing model for bidirectional I/O pin timing.

Table 37. APEX 20	KC f <sub>MAX</sub> ESB Timing Parameters					
Symbol	Parameter					
t <sub>ESBARC</sub>	ESB asynchronous read cycle time					
t <sub>ESBSRC</sub>	ESB synchronous read cycle time					
t <sub>ESBAWC</sub>	ESB asynchronous write cycle time					
t <sub>ESBSWC</sub>	ESB synchronous write cycle time					
t <sub>ESBWASU</sub>	ESB write address setup time with respect to WE					
t <sub>ESBWAH</sub>	ESB write address hold time with respect to WE					
t <sub>ESBWDSU</sub>	ESB data setup time with respect to WE					
t <sub>ESBWDH</sub>	ESB data hold time with respect to WE					
t <sub>ESBRASU</sub>	ESB read address setup time with respect to RE					
t <sub>ESBRAH</sub>	ESB read address hold time with respect to RE					
t <sub>ESBWESU</sub>	ESB WE setup time before clock when using input register					
t <sub>ESBDATASU</sub>	ESB data setup time before clock when using input register					
t <sub>ESBWADDRSU</sub>	ESB write address setup time before clock when using input registers					
t <sub>ESBRADDRSU</sub>	ESB read address setup time before clock when using input registers					
t <sub>ESBDATACO1</sub>	ESB clock-to-output delay when using output registers					
t <sub>ESBDATACO2</sub>	ESB clock-to-output delay without output registers					
t <sub>ESBDD</sub>	ESB data-in to data-out delay for RAM mode					
t <sub>PD</sub>	ESB macrocell input to non-registered output					
t <sub>PTERMSU</sub>	ESB macrocell register setup time before clock					
t <sub>PTERMCO</sub>	ESB macrocell register clock-to-output delay					

Table 38. APEX 20KC f <sub>MAX</sub> Routing Delays					
Symbol Parameter					
t <sub>F1-4</sub>	Fan-out delay estimate using local interconnect				
t <sub>F5-20</sub>	Fan-out delay estimate using MegaLab interconnect				
t <sub>F20+</sub>	Fan-out delay estimate using FastTrack interconnect				

Symbol	-7 Spee	d Grade	-8 Speed Grade		-9 Spee	ed Grade	Unit
	Min	Max	Min	Max	Min	Max	
t <sub>INSUBIDIR</sub>	1.38		1.78		1.99		ns
t <sub>INHBIDIR</sub>	0.00		0.00		0.00		ns
t <sub>OUTCOBIDIR</sub>	2.00	3.79	2.00	4.31	2.00	4.70	ns
t <sub>XZBIDIR</sub>		6.12		6.51		7.89	ns
t <sub>ZXBIDIR</sub>		6.12		6.51		7.89	ns
t <sub>INSUBIDIRPLL</sub>	2.82		3.47		-		ns
t <sub>INHBIDIRPLL</sub>	0.00		0.00		-		ns
†OUTCOBIDIRPLL	0.50	2.36	0.50	2.62	-	-	ns
t <sub>XZBIDIRPLL</sub>		4.69		4.82		-	ns
t <sub>ZXBIDIRPLL</sub>		4.69		4.82		-	ns

Table 50. EP20K400C f <sub>MAX</sub> LE Timing Parameters								
Symbol	-7 Spee	d Grade	-8 Spec	d Grade	-9 Spee	Unit		
	Min	Max	Min	Max	Min	Max	1	
$t_{SU}$	0.01		0.01		0.01		ns	
t <sub>H</sub>	0.10		0.10		0.10		ns	
$t_{CO}$		0.27		0.30		0.32	ns	
$t_{LUT}$		0.65		0.78		0.92	ns	

Table 51. EP20K400C f <sub>MAX</sub> ESB Timing Parameters										
Symbol	-7 Speed Grade		-8 Speed Grade		-9 Speed Grade		Unit			
	Min	Max	Min	Max	Min	Max				
t <sub>ESBARC</sub>		1.30		1.51		1.69	ns			
t <sub>ESBSRC</sub>		2.35		2.49		2.72	ns			
t <sub>ESBAWC</sub>		2.92		3.46		3.86	ns			
t <sub>ESBSWC</sub>		3.05		3.44		3.85	ns			
t <sub>ESBWASU</sub>	0.45		0.50		0.54		ns			
t <sub>ESBWAH</sub>	0.44		0.50		0.55		ns			
t <sub>ESBWDSU</sub>	0.57		0.63		0.68		ns			
t <sub>ESBWDH</sub>	0.44		0.50		0.55		ns			
t <sub>ESBRASU</sub>	1.25		1.43		1.56		ns			
t <sub>ESBRAH</sub>	0.00		0.03		0.11		ns			
t <sub>ESBWESU</sub>	0.00		0.00		0.00		ns			
t <sub>ESBDATASU</sub>	2.01		2.27		2.45		ns			
t <sub>ESBWADDRSU</sub>	-0.20		-0.24		-0.28		ns			
t <sub>ESBRADDRSU</sub>	0.02		0.00		-0.02		ns			
t <sub>ESBDATACO1</sub>		1.09		1.28		1.43	ns			
t <sub>ESBDATACO2</sub>		2.10		2.52		2.82	ns			
t <sub>ESBDD</sub>		2.50		2.97		3.32	ns			
$t_{PD}$		1.48		1.78		2.00	ns			
t <sub>PTERMSU</sub>	0.58		0.72		0.81		ns			
t <sub>PTERMCO</sub>		1.10		1.29		1.45	ns			

Table 52. EP20K400C f <sub>MAX</sub> Routing Delays										
Symbol	-7 Spec	ed Grade	-8 Spee	ed Grade	-9 Speed Grade		Unit			
	Min	Max	Min	Max	Min	Max				
t <sub>F1-4</sub>		0.15		0.17		0.19	ns			
t <sub>F5-20</sub>		0.94		1.06		1.25	ns			
t <sub>F20+</sub>		1.73		1.96		2.30	ns			

Symbol	-7 Speed Grade		-8 Speed Grade		-9 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	1
t <sub>CH</sub>	1.33		1.66		2.00		ns
t <sub>CL</sub>	1.33		1.66		2.00		ns
t <sub>CLRP</sub>	0.20		0.20		0.20		ns
t <sub>PREP</sub>	0.20		0.20		0.20		ns
t <sub>ESBCH</sub>	1.33		1.66		2.00		ns
t <sub>ESBCL</sub>	1.33		1.66		2.00		ns
t <sub>ESBWP</sub>	1.05		1.28		1.44		ns
t <sub>ESBRP</sub>	0.87		1.06		1.19		ns

Table 60. EP20K600C External Timing Parameters										
Symbol	-7 Spec	d Grade	-8 Spec	ed Grade	-9 Speed Grade		Unit			
	Min	Max	Min	Max	Min	Max				
t <sub>INSU</sub>	1.28		1.40		1.45		ns			
t <sub>INH</sub>	0.00		0.00		0.00		ns			
tоитсо	2.00	4.29	2.00	4.77	2.00	5.11	ns			
t <sub>INSUPLL</sub>	0.80		0.91		=		ns			
t <sub>INHPLL</sub>	0.00		0.00		-		ns			
†OUTCOPLL	0.50	2.37	0.50	2.63	-	-	ns			

Table 61. EP20K600C External Bidirectional Timing Parameters										
Symbol	-7 Speed Grade		-8 Speed Grade		-9 Speed Grade		Unit			
	Min	Max	Min	Max	Min	Max	1			
t <sub>INSUBIDIR</sub>	2.03		2.57		2.97		ns			
t <sub>INHBIDIR</sub>	0.00		0.00		0.00		ns			
t <sub>OUTCOBIDIR</sub>	2.00	4.29	2.00	4.77	2.00	5.11	ns			
t <sub>XZBIDIR</sub>		8.31		9.14		9.76	ns			
t <sub>ZXBIDIR</sub>		8.31		9.14		9.76	ns			
t <sub>INSUBIDIRPLL</sub>	3.99		4.77		-		ns			
t <sub>INHBIDIRPLL</sub>	0.00		0.00		-		ns			
t <sub>OUTCOBIDIRPLL</sub>	0.50	2.37	0.50	2.63	-	-	ns			
t <sub>XZBIDIRPLL</sub>		6.35		6.94		-	ns			
t <sub>ZXBIDIRPI I</sub>		6.35		6.94		-	ns			

Table 62. EP20K1000C f <sub>MAX</sub> LE Timing Microparameters									
Symbol	-7 Spee	d Grade	-8 Spee	d Grade	rade -9 Speed Grade				
	Min	Max	Min	Max	Min	Max	1		
$t_{SU}$	0.01		0.01		0.01		ns		
t <sub>H</sub>	0.10		0.10		0.10		ns		
$t_{CO}$		0.27		0.30		0.32	ns		
$t_{LUT}$		0.66		0.79		0.92	ns		

Symbol	-7 Speed	-7 Speed Grade		-8 Speed Grade		d Grade	Unit
	Min	Max	Min	Max	Min	Max	
t <sub>CH</sub>	1.33		1.66		2.00		ns
$t_{CL}$	1.33		1.66		2.00		ns
t <sub>CLRP</sub>	0.20		0.20		0.20		ns
t <sub>PREP</sub>	0.20		0.20		0.20		ns
t <sub>ESBCH</sub>	1.33		1.66		2.00		ns
t <sub>ESBCL</sub>	1.33		1.66		2.00		ns
t <sub>ESBWP</sub>	1.04		1.26		1.41		ns
t <sub>ESBRP</sub>	0.87		1.05		1.18		ns

Table 66. EP20K1000C External Timing Parameters										
Symbol	-7 Spee	ed Grade	-8 Spec	ed Grade	-9 Speed Grade		Unit			
	Min	Max	Min	Max	Min	Max				
t <sub>INSU</sub>	1.14		1.14		1.11		ns			
t <sub>INH</sub>	0.00		0.00		0.00		ns			
t <sub>outco</sub>	2.00	4.63	2.00	5.26	2.00	5.69	ns			
t <sub>INSUPLL</sub>	0.81		0.92		-		ns			
t <sub>INHPLL</sub>	0.00		0.00		-		ns			
toutcopll	0.50	2.32	0.50	2.55	-	-	ns			