
E·XFL

Intel - EP20K400CB652C7 Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Details	
Product Status	Obsolete
Number of LABs/CLBs	1664
Number of Logic Elements/Cells	16640
Total RAM Bits	212992
Number of I/O	488
Number of Gates	1052000
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	652-BGA
Supplier Device Package	652-BGA (45x45)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k400cb652c7

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 4. APEX 20KC FineLine BGA Package Options & I/O Count Notes (1), (2)						
Device	484 Pin	672 Pin	1,020 Pin			
EP20K200C	376					
EP20K400C		488 (3)				
EP20K600C		508 (3)	588			
EP20K1000C		508 <i>(3)</i>	708			

Notes to Tables 3 and 4:

- (1) I/O counts include dedicated input and clock pins.
- (2) APEX 20KC device package types include plastic quad flat pack (PQFP), 1.27-mm pitch ball-grid array (BGA), and 1.00-mm pitch FineLine BGA[™] packages.
- (3) This device uses a thermally enhanced package, which is taller than the regular package. Consult the *Altera Device Package Information Data Sheet* for detailed package size information.

Table 5. APEX 20KC QFP & BGA Package Sizes							
Feature	208-Pin PQFP	240-Pin PQFP	356-Pin BGA	652-Pin BGA			
Pitch (mm)	0.50	0.50	1.27	1.27			
Area (mm ²)	924	1,218	1,225	2,025			
Length \times Width (mm \times mm)	$\textbf{30.4} \times \textbf{30.4}$	$\textbf{34.9} \times \textbf{34.9}$	35.0 × 35.0	45.0 imes 45.0			

Table 6. APEX 20KC FineLine BGA Package Sizes						
Feature484 Pin672 Pin1,020 Pin						
Pitch (mm)	1.00	1.00	1.00			
Area (mm ²)	529	729	1,089			
Length \times Width (mm \times mm)	23 × 23	27 × 27	33 × 33			

General Description

Similar to APEX 20K and APEX 20KE devices, APEX 20KC devices offer the MultiCore architecture, which combines the strengths of LUT-based and product-term-based devices with an enhanced memory structure. LUT-based logic provides optimized performance and efficiency for datapath, register-intensive, mathematical, or digital signal processing (DSP) designs. Product-term-based logic is optimized for complex combinatorial paths, such as complex state machines. LUT- and productterm-based logic combined with memory functions and a wide variety of MegaCore and AMPP functions make the APEX 20KC architecture uniquely suited for SOPC designs. Applications historically requiring a combination of LUT-, product-term-, and memory-based devices can now be integrated into one APEX 20KC device. After an APEX 20KC device has been configured, it can be reconfigured in-circuit by resetting the device and loading new data. Real-time changes can be made during system operation, enabling innovative reconfigurable computing applications.

APEX 20KC devices are supported by the Altera Quartus II development system, a single, integrated package that offers HDL and schematic design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, SignalTap logic analysis, and device configuration. The Quartus II software runs on Windows-based PCs, Sun SPARCstations, and HP 9000 Series 700/800 workstations.

The Quartus II software provides NativeLink interfaces to other industrystandard PC- and UNIX workstation-based EDA tools. For example, designers can invoke the Quartus II software from within third-party design tools. Further, the Quartus II software contains built-in optimized synthesis libraries; synthesis tools can use these libraries to optimize designs for APEX 20KC devices. For example, the Synopsys Design Compiler library, supplied with the Quartus II development system, includes DesignWare functions optimized for the APEX 20KC architecture.

Functional Description

APEX 20KC devices incorporate LUT-based logic, product-term-based logic, and memory into one device on an all-copper technology process. Signal interconnections within APEX 20KC devices (as well as to and from device pins) are provided by the FastTrack interconnect—a series of fast, continuous row and column channels that run the entire length and width of the device.

Each I/O pin is fed by an I/O element (IOE) located at the end of each row and column of the FastTrack interconnect. Each IOE contains a bidirectional I/O buffer and a register that can be used as either an input or output register to feed input, output, or bidirectional signals. When used with a dedicated clock pin, these registers provide exceptional performance. IOEs provide a variety of features, such as 3.3-V, 64-bit, 66-MHz PCI compliance; JTAG BST support; slew-rate control; and tri-state buffers. APEX 20KC devices offer enhanced I/O support, including support for 1.8-V I/O, 2.5-V I/O, LVCMOS, LVTTL, LVPECL, 3.3-V PCI, PCI-X, LVDS, GTL+, SSTL-2, SSTL-3, HSTL, CTT, and 3.3-V AGP I/O standards. The counter mode uses two 3-input LUTs: one generates the counter data, and the other generates the fast carry bit. A 2-to-1 multiplexer provides synchronous loading, and another AND gate provides synchronous clearing. If the cascade function is used by an LE in counter mode, the synchronous clear or load overrides any signal carried on the cascade chain. The synchronous clear overrides the synchronous load. LEs in arithmetic mode can drive out registered and unregistered versions of the LUT output.

Clear & Preset Logic Control

Logic for the register's clear and preset signals is controlled by LAB-wide signals. The LE directly supports an asynchronous clear function. The Quartus II Compiler can use a NOT-gate push-back technique to emulate an asynchronous preset or to emulate simultaneous preset and clear or asynchronous load. However, this technique uses three additional LEs per register. All emulation is performed automatically when the design is compiled. Registers that emulate simultaneous preset and load will enter an unknown state upon power-up or when the chip-wide reset is asserted.

In addition to the two clear and preset modes, APEX 20KC devices provide a chip-wide reset pin (DEV_CLRn) that resets all registers in the device. Use of this pin is controlled through an option in the Quartus II software that is set before compilation. The chip-wide reset overrides all other control signals. Registers using an asynchronous preset are preset when the chip-wide reset is asserted; this effect results from the inversion technique used to implement the asynchronous preset.

FastTrack Interconnect

In the APEX 20KC architecture, connections between LEs, ESBs, and I/O pins are provided by the FastTrack interconnect. The FastTrack interconnect is a series of continuous horizontal and vertical routing channels that traverse the device. This global routing structure provides predictable performance, even in complex designs. In contrast, the segmented routing in FPGAs requires switch matrices to connect a variable number of routing paths, increasing the delays between logic resources and reducing performance.

The FastTrack interconnect consists of row and column interconnect channels that span the entire device. The row interconnect routes signals throughout a row of MegaLAB structures; the column interconnect routes signals throughout a column of MegaLAB structures. When using the row and column interconnect, an LE, IOE, or ESB can drive any other LE, IOE, or ESB in a device. See Figure 9.




Figure 10. FastTrack Connection to Local Interconnect




Figure 12. APEX 20KC FastRow Interconnect

Table 8 summarizes how various elements of the APEX 20KC architecture drive each other.





Figure 13. Product-Term Logic in ESB

Macrocells

APEX 20KC macrocells can be configured individually for either sequential or combinatorial logic operation. The macrocell consists of three functional blocks: the logic array, the product-term select matrix, and the programmable register.

Combinatorial logic is implemented in the product terms. The productterm select matrix allocates these product terms for use as either primary logic inputs (to the OR and XOR gates) to implement combinatorial functions, or as parallel expanders to be used to increase the logic available to another macrocell. One product term can be inverted; the Quartus II software uses this feature to perform De Morgan's inversion for more efficient implementation of wide OR functions. The Quartus II Compiler can use a NOT-gate push-back technique to emulate an asynchronous preset. Figure 14 shows the APEX 20KC macrocell.





Embedded System Block


The ESB can implement various types of memory blocks, including dual-port RAM, ROM, FIFO, and CAM blocks. The ESB includes input and output registers; the input registers synchronize writes, and the output registers can pipeline designs to improve system performance. The ESB offers a dual-port mode, which supports simultaneous reads and writes at two different clock frequencies. Figure 17 shows the ESB block diagram.

Figure 17. ESB Block Diagram



Single-Port Mode

The APEX 20KC ESB also supports a single-port mode, which is used when simultaneous reads and writes are not required. See Figure 22.



Note toFigure 22:

(1) All registers can be asynchronously cleared by ESB local interconnect signals, global signals, or the chip-wide reset.

Content-Addressable Memory


In APEX 20KC devices, the ESB can implement CAM. CAM can be thought of as the inverse of RAM. When read, RAM outputs the data for a given address. Conversely, CAM outputs an address for a given data word. For example, if the data FA12 is stored in address 14, the CAM outputs 14 when FA12 is driven into it. CAM is used for high-speed search operations. When searching for data within a RAM block, the search is performed serially. Thus, finding a particular data word can take many cycles. CAM searches all addresses in parallel and outputs the address storing a particular word. When a match is found, a match flag is set high. Figure 23 shows the CAM block diagram.

The register in the APEX 20KC IOE can be programmed to power-up high or low after configuration is complete. If it is programmed to power-up low, an asynchronous clear can control the register. If it is programmed to power-up high, an asynchronous preset can control the register. This feature is useful for cases where the APEX 20KC device controls an activelow input or another device; it prevents inadvertent activation of the input upon power-up.

Figure 25 shows how fast bidirectional I/O pins are implemented in APEX 20KC devices. This feature is useful for cases where the APEX 20KC device controls an active-low input or another device; it prevents inadvertent activation of the input upon power-up.

Figure 27 shows how a column IOE connects to the interconnect.

Figure 27. Column IOE Connection to the Interconnect



Dedicated Fast I/O Pins

APEX 20KC devices incorporate an enhancement to support bidirectional pins with high internal fan-out such as PCI control signals. These pins are called dedicated fast I/O pins (FAST1, FAST2, FAST3, and FAST4) and replace dedicated inputs. These pins can be used for fast clock, clear, or high fan-out logic signal distribution. They also can drive out. The dedicated fast I/O pin data output and tri-state control are driven by local interconnect from the adjacent MegaLAB for high speed. Open-drain output pins on APEX 20KC devices (with a series resistor and a pull-up resistor to the 5.0-V supply) can drive 5.0-V CMOS input pins that require a V_{IH} of 3.5 V. When the pin is inactive, the trace will be pulled up to 5.0 V by the resistor. The open-drain pin will only drive low or tristate; it will never drive high. The rise time is dependent on the value of the pull-up resistor and load impedance. The I_{OL} current specification should be considered when selecting a pull-up resistor.

ClockLock & ClockBoost Features

APEX 20KC devices support the ClockLock and ClockBoost clock management features, which are implemented with PLLs. The ClockLock circuitry uses a synchronizing PLL that reduces the clock delay and skew within a device. This reduction minimizes clock-to-output and setup times while maintaining zero hold times. The ClockBoost circuitry, which provides a clock multiplier, allows the designer to enhance device area efficiency by sharing resources within the device. The ClockBoost circuitry allows the designer to distribute a low-speed clock and multiply that clock on-device. APEX 20KC devices include a high-speed clock tree; unlike ASICs, the user does not have to design and optimize the clock tree. The ClockLock and ClockBoost features work in conjunction with the APEX 20KC device's high-speed clock to provide significant improvements in system performance and bandwidth. APEX 20KC devices in -7 and -8 speed grades have PLLs and support the ClockLock and ClockBoost features.

The ClockLock and ClockBoost features in APEX 20KC devices are enabled through the Quartus II software. External devices are not required to use these features.

APEX 20KC ClockLock Feature

APEX 20KC devices include up to four PLLs, which can be used independently. Two PLLs are designed for either general-purpose use or LVDS use (on devices that support LVDS I/O pins). The remaining two PLLs are designed for general-purpose use. The EP20K200C devices have two PLLs; the EP20K400C and larger devices have four PLLs.

The following sections describe some of the features offered by the APEX 20KC PLLs.

External PLL Feedback

The ClockLock circuit's output can be driven off-chip to clock other devices in the system; further, the feedback loop of the PLL can be routed off-chip. This feature allows the designer to exercise fine control over the I/O interface between the APEX 20KC device and another high-speed device, such as SDRAM.

ClockLock & ClockBoost Timing Parameters


For the ClockLock and ClockBoost circuitry to function properly, the incoming clock must meet certain requirements. If these specifications are not met, the circuitry may not lock onto the incoming clock, which generates an erroneous clock within the device. The clock generated by the ClockLock and ClockBoost circuitry must also meet certain specifications. If the incoming clock meets these requirements during configuration, the APEX 20KC ClockLock and ClockBoost circuitry will lock onto the clock during configuration. The circuit will be ready for use immediately after configuration. In APEX 20KC devices, the clock input standard is programmable, so the PLL cannot respond to the clock until the device is configured. The PLL locks onto the input clock as soon as configuration is complete. Figure 29 shows the incoming and generated clock specifications.



For more information on ClockLock and ClockBoost circuitry, see *Application Note* 115: Using the ClockLock and ClockBoost PLL Features in APEX Devices.

Figure 29. Specifications for the Incoming & Generated Clocks

The t_l parameter refers to the nominal input clock period; the t_0 parameter refers to the nominal output clock period.



Note to Figure 29:

(1) Rise and fall times are measured from 10% to 90%.

Jam Programming & Test Language Specification

Generic Testing

Each APEX 20KC device is functionally tested. Complete testing of each configurable SRAM bit and all logic functionality ensures 100% yield. AC test measurements for APEX 20KC devices are made under conditions equivalent to those defined in the "Timing Model" section on page 65. Multiple test patterns can be used to configure devices during all stages of the production flow. AC test criteria include:

- Power supply transients can affect AC measurements.
- Simultaneous transitions of multiple outputs should be avoided for accurate measurement.
- Threshold tests must not be performed under AC conditions.
- Large-amplitude, fast-ground-current transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between the device ground pin and the test system ground, significant reductions in observable noise immunity can result.

Operating Conditions

Tables 17 through 20 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 1.8-V APEX 20KC devices.

Table 1	Table 17. APEX 20KC Device Absolute Maximum Ratings Note (1)						
Symbol	Parameter	Conditions	Min	Max	Unit		
V _{CCINT}	Supply voltage	With respect to ground (2)	-0.5	2.5	V		
V _{CCIO}			-0.5	4.6	V		
VI	DC input voltage		-0.5	4.6	V		
I _{OUT}	DC output current, per pin		-25	25	mA		
T _{STG}	Storage temperature	No bias	-65	150	°C		
T _{AMB}	Ambient temperature	Under bias	-65	135	°C		
Τ _J	Junction temperature	PQFP, RQFP, TQFP, and BGA packages, under bias		135	°C		
		Ceramic PGA packages, under bias		150	°C		

Figure 33. ESB Asynchronous Timing Waveforms




Table 42. APEX 20KC Selectable I/O Standard Input Adder Delays (Part 2 of 2) Note (1)				
Symbol	Symbol Parameter Condition			
LVDS	Input adder delay for the LVDS I/O standard			
CTT	Input adder delay for the CTT I/O standard			
AGP	Input adder delay for the AGP I/O standard			

Table 43. APEX 20K	C Selectable I/O Standard Output Adder Delays Note (1))
Symbol	Parameter	Condition
LVCMOS	Output adder delay for the LVCMOS I/O standard	
LVTTL	Output adder delay for the LVTTL I/O standard	Cload = 35 pF Rup = 564.5 Ω Rdn = 430 Ω (2)
2.5 V	Output adder delay for the 2.5-V I/O standard	Cload = 35 pF Rup = 450 Ω Rdn = 450 Ω (2)
1.8 V	Output adder delay for the 1.8-V I/O standard	Cload = 35 pF Rup = 520 Ω Rdn = 480 Ω (2)
PCI	Output adder delay for the PCI I/O standard	Cload = 10 pF Rup = 1M Ω Rdn = 25 Ω (2)
GTI+	Output adder delay for the GTL+ I/O standard	Cload = 30 pF Rup = 25 Ω <i>(2)</i>
SSTL-3 Class I	Output adder delay for the SSTL-3 Class I I/O standard	Cload1 = 0 pF Cload2 = 30 pF R = 25 Ω (2)
SSTL-3 Class II	Output adder delay for the SSTL-3 Class II I/O standard	Cload1 = 0 pF Cload2 = 30 pF R = 25 Ω (2)
SSTL-2 Class I	Output adder delay for the SSTL-2 Class I I/O standard	
SSTL-2 Class II	Output adder delay for the SSTL-2 Class II I/O standard	
LVDS	Output adder delay for the LVDS I/O standard	Cload = 4 pF R=100 Ω <i>(2)</i>
CTT	Output adder delay for the CTT I/O standard	
AGP	Output adder delay for the AGP I/O standard	

Note to Tables 42 and 43:

- (1) These delays report the differences in delays for different I/O standards. Add the delay for the I/O standard that is used to the external timing parameters.
- (2) See Figure 36 for more information.

Table 57. EP20K600C f _{MAX} ESB Timing Parameters							
Symbol	-7 Speed Grade		-8 Spee	-8 Speed Grade		d Grade	Unit
	Min	Max	Min	Max	Min	Мах	
t _{ESBARC}		1.30		1.51		1.69	ns
t _{ESBSRC}		2.35		2.49		2.72	ns
t _{ESBAWC}		2.92		3.46		3.86	ns
t _{ESBSWC}		3.05		3.44		3.85	ns
t _{ESBWASU}	0.45		0.50		0.54		ns
t _{ESBWAH}	0.44		0.50		0.55		ns
t _{ESBWDSU}	0.57		0.63		0.68		ns
t _{ESBWDH}	0.44		0.50		0.55		ns
t _{ESBRASU}	1.25		1.43		1.56		ns
t _{ESBRAH}	0.00		0.03		0.11		ns
t _{ESBWESU}	0.00		0.00		0.00		ns
t _{ESBDATASU}	2.01		2.27		2.45		ns
t _{ESBWADDRSU}	-0.20		-0.24		-0.28		ns
t _{ESBRADDRSU}	0.02		0.00		-0.02		ns
t _{ESBDATACO1}		1.09		1.28		1.43	ns
t _{ESBDATACO2}		2.10		2.52		2.82	ns
t _{ESBDD}		2.50		2.97		3.32	ns
t _{PD}		1.48		1.78		2.00	ns
t _{PTERMSU}	0.58		0.72		0.81		ns
t _{PTERMCO}		1.10		1.29		1.45	ns

Table 58. EP20K60	DOC f _{MAX} Routi	ing Delays					
Symbol	-7 Spee	ed Grade	-8 Spee	ed Grade	-9 Speed Grade		Unit
	Min	Мах	Min	Max	Min	Мах	
t _{F1-4}		0.15		0.16		0.18	ns
t _{F5-20}		0.94		1.05		1.20	ns
t _{F20+}		1.76		1.98		2.23	ns

Symbol	-7 Speed Grade		-8 Speed Grade		-9 Spee	d Grade	Unit
	Min	Мах	Min	Max	Min	Max	
t _{CH}	1.33		1.66		2.00		ns
t _{CL}	1.33		1.66		2.00		ns
t _{CLRP}	0.20		0.20		0.20		ns
t _{PREP}	0.20		0.20		0.20		ns
t _{ESBCH}	1.33		1.66		2.00		ns
t _{ESBCL}	1.33		1.66		2.00		ns
t _{ESBWP}	1.05		1.28		1.44		ns
t _{ESBRP}	0.87		1.06		1.19		ns

Table 60. EP20	Table 60. EP20K600C External Timing Parameters									
Symbol	-7 Spee	ed Grade	-8 Speed Grade		-9 Speed Grade		Unit			
	Min	Max	Min	Max	Min	Max				
t _{INSU}	1.28		1.40		1.45		ns			
t _{INH}	0.00		0.00		0.00		ns			
t _{outco}	2.00	4.29	2.00	4.77	2.00	5.11	ns			
	0.80		0.91		-		ns			
t _{INHPLL}	0.00		0.00		-		ns			
t _{OUTCOPLL}	0.50	2.37	0.50	2.63	-	-	ns			

Symbol -	-7 Spee	ed Grade	-8 Spee	-8 Speed Grade		d Grade	Unit
	Min	Max	Min	Мах	Min	Мах	1
	2.03		2.57		2.97		ns
t _{INHBIDIR}	0.00		0.00		0.00		ns
t _{OUTCOBIDIR}	2.00	4.29	2.00	4.77	2.00	5.11	ns
t _{XZBIDIR}		8.31		9.14		9.76	ns
t _{ZXBIDIR}		8.31		9.14		9.76	ns
t _{INSUBIDIRPLL}	3.99		4.77		-		ns
t _{INHBIDIRPLL}	0.00		0.00		-		ns
t _{OUTCOBIDIRPLL}	0.50	2.37	0.50	2.63	-	-	ns
t _{XZBIDIRPLL}		6.35		6.94		-	ns
		6.35		6.94		-	ns

Table 62. EP20K1000C f _{MAX} LE Timing Microparameters							
Symbol	-7 Speed Grade		-8 Speed Grade		-9 Speed Grade		Unit
	Min	Max	Min	Мах	Min	Max	
t _{SU}	0.01		0.01		0.01		ns
t _H	0.10		0.10		0.10		ns
t _{CO}		0.27		0.30		0.32	ns
t _{LUT}		0.66		0.79		0.92	ns

Γ

٦



101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com **Applications Hotline:** (800) 800-EPLD **Customer Marketing:** (408) 544-7104 Literature Services: lit_req@altera.com

Copyright © 2002 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, mask work rights, and copyrights. Altera warrants performance of its semiconductor products

to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



Altera Corporation