E·XFL

Intel - EP20K400CB652I8 Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	1664
Number of Logic Elements/Cells	16640
Total RAM Bits	212992
Number of I/O	488
Number of Gates	1052000
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	652-BGA
Supplier Device Package	652-BGA (45x45)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k400cb652i8

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

and More Features	 Low-power operation design 1.8-V supply voltage (see Table Conner interconnect reduces points 	2) ower consumption						
	 MultiVoltTM I/O support for 1.3 	8-V, 2.5-V, and 3.3-V interfaces						
	 ESBs offering programmable power-saving mode Flexible clock management circuitry with up to four phase-locked 							
	loops (PLLs)	1 1						
	 Built-in low-skew clock tree 							
	 Up to eight global clock signals 	5						
	 ClockLockTM feature reducing of 	clock delay and skew						
	 − ClockBoost[™] feature providing division 	g clock multiplication and						
	 ClockShift[™] feature providing 	programmable clock phase and						
	delay shifting							
	Powerful I/O features							
	 Compliant with peripheral con Interact Crown (PCLSIC) PCL 	nponent interconnect Special						
	Revision 2.2 for 3.3-V operation	at 33 or 66 MHz and 32 or 64 bits						
	 Support for high-speed externa 	l memories, including DDR						
	synchronous dynamic RAM (S	synchronous dynamic RAM (SDRAM) and ZBT static RAM						
	(SRAM)							
	 16 input and 16 output LVDS channels at 840 megabits per second (Mbps) 							
	second (Mbps) — Direct connection from L/O pips to local interconnect providing							
	fast t_{co} and t_{cu} times for comp	lex logic						
	– MultiVolt I/O support for 1.8-V. 2.5-V. and 3.3-V interfaces							
	– Programmable clamp to V _{CCIO}							
	 Individual tri-state output enal 	ble control for each pin						
	 Programmable output slew-rat noise 	e control to reduce switching						
	 Support for advanced I/O stan 	dards, including low-voltage						
	differential signaling (LVDS), L	VPECL, PCI-X, AGP, CTT,						
	SSTL-3 and SSTL-2, GTL+, and	HSTL Class I						
	 Supports hot-socketing operati 	on						
	 Pull-up on I/O pins before and 	during configuration						
	Table 2. APEX 20KC Supply Voltages							
	Feature	Voltage						
	Internal supply voltage (V _{CCINT})	1.8 V						
	MultiVolt I/O interface voltage levels (V _{CCIO})	1.8 V, 2.5 V, 3.3 V, 5.0 V (1)						
	Note to Table 2: (1) APEX 20KC devices can be 5.0-V tolerant b	by using an external resistor.						



Figure 6. APEX 20KC Carry Chain

LE Operating Modes

The APEX 20KC LE can operate in one of the following three modes:

- Normal mode
- Arithmetic mode
- Counter mode

Each mode uses LE resources differently. In each mode, seven available inputs to the LE—the four data inputs from the LAB local interconnect, the feedback from the programmable register, and the carry-in and cascade-in from the previous LE—are directed to different destinations to implement the desired logic function. LAB-wide signals provide clock, asynchronous clear, asynchronous preset, asynchronous load, synchronous clear, synchronous load, and clock enable control for the register. These LAB-wide signals are available in all LE modes.

The Quartus II software, in conjunction with parameterized functions such as LPM and DesignWare functions, automatically chooses the appropriate mode for common functions such as counters, adders, and multipliers. If required, the designer can also create special-purpose functions that specify which LE operating mode to use for optimal performance. Figure 8 shows the LE operating modes.

Normal Mode

The normal mode is suitable for general logic applications, combinatorial functions, or wide decoding functions that can take advantage of a cascade chain. In normal mode, four data inputs from the LAB local interconnect and the carry-in are inputs to a four-input LUT. The Quartus II Compiler automatically selects the carry-in or the DATA3 signal as one of the inputs to the LUT. The LUT output can be combined with the cascade-in signal to form a cascade chain through the cascade-out signal. LEs in normal mode support packed registers.

Arithmetic Mode

The arithmetic mode is ideal for implementing adders, accumulators, and comparators. An LE in arithmetic mode uses two 3-input LUTs. One LUT computes a three-input function; the other generates a carry output. As shown in Figure 8, the first LUT uses the carry-in signal and two data inputs from the LAB local interconnect to generate a combinatorial or registered output. For example, when implementing an adder, this output is the sum of three signals: DATA1, DATA2, and carry-in. The second LUT uses the same three signals to generate a carry-out signal, thereby creating a carry chain. The arithmetic mode also supports simultaneous use of the cascade chain. LEs in arithmetic mode can drive out registered and unregistered versions of the LUT output.

The Quartus II software implements parameterized functions that use the arithmetic mode automatically where appropriate; the designer does not need to specify how the carry chain will be used.

Counter Mode

The counter mode offers clock enable, counter enable, synchronous up/down control, synchronous clear, and synchronous load options. The counter enable and synchronous up/down control signals are generated from the data inputs of the LAB local interconnect. The synchronous clear and synchronous load options are LAB-wide signals that affect all registers in the LAB. Consequently, if any of the LEs in an LAB use the counter mode, other LEs in that LAB must be used as part of the same counter or be used for a combinatorial function. The Quartus II software automatically places any registers that are not used by the counter into other LABs. Figure 11 shows the intersection of a row and column interconnect, and how these forms of interconnects and LEs drive each other.



Figure 11. Driving the FastTrack Interconnect

APEX 20KC devices include an enhanced interconnect structure for faster routing of input signals with high fan-out. Column I/O pins can drive the FastRowTM interconnect, which routes signals directly into the local interconnect without having to drive through the MegaLAB interconnect. The FastRow lines traverse two MegaLAB structures. Also, these pins can drive the local interconnect directly for fast setup times. On EP20K400C and larger devices, the FastRow interconnect drives the two MegaLAB structures in the top left corner, the two MegaLAB structures in the two right corner, the two MegaLAB structures in the bottom left corner, and the two MegaLAB structures in the bottom right corner. On EP20K200C and smaller devices, FastRow interconnect drives the two MegaLAB structures on the top and the two MegaLAB structures on the bottom of the device. On all devices, the FastRow interconnect drives all local interconnect in the appropriate MegaLAB structures except the end local interconnect on the side of the MegaLAB opposite the ESB. Pins using the FastRow interconnect achieve a faster set-up time, as the signal does not need to use a MegaLAB interconnect line to reach the destination LE. Figure 12 shows the FastRow interconnect.





For registered functions, each macrocell register can be programmed individually to implement D, T, JK, or SR operation with programmable clock control. The register can be bypassed for combinatorial operation. During design entry, the designer specifies the desired register type; the Quartus II software then selects the most efficient register operation for each registered function to optimize resource utilization. The Quartus II software or other synthesis tools can also select the most efficient register operation automatically when synthesizing HDL designs.

Each programmable register can be clocked by one of two ESB-wide clocks. The ESB-wide clocks can be generated from device dedicated clock pins, global signals, or local interconnect. Each clock also has an associated clock enable, generated from the local interconnect. The clock and clock enable signals are related for a particular ESB; any macrocell using a clock also uses the associated clock enable.

If both the rising and falling edges of a clock are used in an ESB, both ESB-wide clock signals are used.



Figure 18. Deep Memory Block Implemented with Multiple ESBs

The ESB implements two forms of dual-port memory: read/write clock mode and input/output clock mode. The ESB can also be used for bidirectional, dual-port memory applications in which two ports read or write simultaneously. To implement this type of dual-port memory, two ESBs are used to support two simultaneous reads or writes.

The ESB can also use Altera megafunctions to implement dual-port RAM applications where both ports can read or write, as shown in Figure 19.





Read/Write Clock Mode

The read/write clock mode contains two clocks. One clock controls all registers associated with writing: data input, WE, and write address. The other clock controls all registers associated with reading: read enable (RE), read address, and data output. The ESB also supports clock enable and asynchronous clear signals; these signals also control the read and write registers independently. Read/write clock mode is commonly used for applications where reads and writes occur at different system frequencies. Figure 20 shows the ESB in read/write clock mode.



Figure 20. ESB in Read/Write Clock Mode Note (1)



(1) All registers can be cleared asynchronously by ESB local interconnect signals, global signals, or the chip-wide reset.

Implementing Logic in ROM

In addition to implementing logic with product terms, the ESB can implement logic functions when it is programmed with a read-only pattern during configuration, creating a large LUT. With LUTs, combinatorial functions are implemented by looking up the results, rather than by computing them. This implementation of combinatorial functions can be faster than using algorithms implemented in general logic, a performance advantage that is further enhanced by the fast access times of ESBs. The large capacity of ESBs enables designers to implement complex functions in one logic level without the routing delays associated with linked LEs or distributed RAM blocks. Parameterized functions such as LPM functions can take advantage of the ESB automatically. Further, the Quartus II software can implement portions of a design with ESBs where appropriate.

Programmable Speed/Power Control

APEX 20KC ESBs offer a high-speed mode that supports very fast operation on an ESB-by-ESB basis. When high speed is not required, this feature can be turned off to reduce the ESB's power dissipation by up to 50%. ESBs that run at low power incur a nominal timing delay adder. This Turbo Bit[™] option is available for ESBs that implement product-term logic or memory functions. An ESB that is not used will be powered down so that it does not consume DC current.

Designers can program each ESB in the APEX 20KC device for either high-speed or low-power operation. As a result, speed-critical paths in the design can run at high speed, while the remaining paths operate at reduced power.

I/O Structure

The APEX 20KC IOE contains a bidirectional I/O buffer and a register that can be used either as an input register for external data requiring fast setup times or as an output register for data requiring fast clock-to-output performance. IOEs can be used as input, output, or bidirectional pins.

Figure 25. APEX 20KC Bidirectional I/O Registers Notes (1), (2)



Table 12. APEX 20KC Clock Input & Output Parameters (Part 2 of 2) Note (1)								
Symbol	Parameter	I/O Standard	-7 Spee	ed Grade	-8 Spee	-8 Speed Grade		
			Min	Max	Min	Max		
f _{CLOCK1_EXT}	Output clock frequency for	3.3-V LVTTL	(5)	(5)	(5)	(5)	MHz	
	external clock1 output	2.5-V LVTTL	(5)	(5)	(5)	(5)	MHz	
		1.8-V LVTTL	(5)	(5)	(5)	(5)	MHz	
		GTL+	(5)	(5)	(5)	(5)	MHz	
		SSTL-2 Class I	(5)	(5)	(5)	(5)	MHz	
		SSTL-2 Class II	(5)	(5)	(5)	(5)	MHz	
		SSTL-3 Class I	(5)	(5)	(5)	(5)	MHz	
		SSTL-3 Class II	(5)	(5)	(5)	(5)	MHz	
		LVDS	(5)	(5)	(5)	(5)	MHz	
f _{IN}	Input clock frequency	3.3-V LVTTL	(5)	(5)	(5)	(5)	MHz	
		2.5-V LVTTL	(5)	(5)	(5)	(5)	MHz	
		1.8-V LVTTL	(5)	(5)	(5)	(5)	MHz	
		GTL+	(5)	(5)	(5)	(5)	MHz	
		SSTL-2 Class I	(5)	(5)	(5)	(5)	MHz	
		SSTL-2 Class II	(5)	(5)	(5)	(5)	MHz	
		SSTL-3 Class I	(5)	(5)	(5)	(5)	MHz	
		SSTL-3 Class II	(5)	(5)	(5)	(5)	MHz	
		LVDS	(5)	(5)	(5)	(5)	MHz	

Notes to Tables 11 and 12:

- (1) All input clock specifications must be met. The PLL may not lock onto an incoming clock if the clock specifications are not met, creating an erroneous clock within the device.
- (2) The maximum lock time is 40 µs or 2,000 input clock cycles, whichever occurs first.
- (3) Before configuration, the PLL circuits are disable and powered down. During configuration, the PLLs remain disabled. The PLLs begin to lock once the device is in the user mode. If the clock enable feature is used, lock begins once the CLKLK_ENA pin goes high in user mode.
- (4) The PLL VCO operating range is 200 MHz $\leq f_{VCO} \leq$ 840 MHz for LVDS mode.

(5) Contact Altera Applications for information on these parameters.

SignalTap Embedded Logic Analyzer

APEX 20KC devices include device enhancements to support the SignalTap embedded logic analyzer. By including this circuitry, the APEX 20KC device provides the ability to monitor design operation over a period of time through the IEEE Std. 1149.1 (JTAG) circuitry; a designer can analyze internal logic at speed without bringing internal signals to the I/O pins. This feature is particularly important for advanced packages such as FineLine BGA packages because adding a connection to a pin during the debugging process can be difficult after a board is designed and manufactured.

Table 1	8. APEX 20KC Device Recommend	ed Operating Conditions			
Symbol	Parameter	Conditions	Min	Max	Unit
V _{CCINT}	Supply voltage for internal logic and input buffers	(3), (4)	1.71 (1.71)	1.89 (1.89)	V
V _{CCIO}	Supply voltage for output buffers, 3.3-V operation	(3), (4)	3.00 (3.00)	3.60 (3.60)	V
	Supply voltage for output buffers, 2.5-V operation	(3), (4)	2.375 (2.375)	2.625 (2.625)	V
	Supply voltage for output buffers, 1.8-V operation	(3), (4)	1.71 (1.71)	1.89 (1.89)	V
VI	Input voltage	(2), (5)	-0.5	4.1	V
Vo	Output voltage		0	V _{CCIO}	V
ТJ	Operating junction temperature	For commercial use	0	85	°C
		For industrial use	-40	100	°C
t _R	Input rise time (10% to 90%)			40	ns
t _F	Input fall time (90% to 10%)			40	ns

Table 1	Table 19. APEX 20KC Device DC Operating Conditions Notes (6), (7)							
Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
I _I	Input pin leakage current (8)	V _I = 3.6 to 0.0 V	-10		10	μA		
I _{OZ}	Tri-stated I/O pin leakage current (8)	V _O = 4.1 to -0.5 V	-10		10	μA		
I _{CC0}	V _{CC} supply current (standby) (All ESBs in power-down mode)	V _I = ground, no load, no toggling inputs, -7 speed grade		10		mA		
		V ₁ = ground, no load, no toggling inputs, -8, -9 speed grades		5		mA		
R _{CONF}	Value of I/O pin pull-up	V _{CCIO} = 3.0 V <i>(9)</i>	20		50	kΩ		
	resistor before and during	V _{CCIO} = 2.375 V (9)	30		80	kΩ		
	configuration	V _{CCIO} = 1.71 V (9)	60		150	kΩ		

P

DC operating specifications on APEX 20KC I/O standards are listed in Tables 21 to 35.

Table 24. 1.	8-V I/O Specifications				
Symbol	Parameter	Conditions	Minimum	Maximum	Units
V _{CCIO}	Output supply voltage		1.7	1.9	V
V _{IH}	High-level input voltage		$0.65 imes V_{CCIO}$	V _{CCIO} + 0.3	V
V _{IL}	Low-level input voltage			$0.35 imes V_{CCIO}$	V
l _l	Input pin leakage current	V _{IN} = 0 V or 3.3 V	-10	10	μΑ
V _{OH}	High-level output voltage	$I_{OH} = -2 \text{ mA} (1)$	V _{CCIO} – 0.45		V
V _{OL}	Low-level output voltage	I _{OL} = 2 mA <i>(2)</i>		0.45	V

Table 25. 3.3-V PCI Specifications									
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units			
V _{CCIO}	I/O supply voltage		3.0	3.3	3.6	V			
V _{IH}	High-level input voltage		$0.5 \times V_{CCIO}$		V _{CCIO} + 0.5	V			
V _{IL}	Low-level input voltage		-0.5		$0.3 imes V_{CCIO}$	V			
I _I	Input pin leakage current	$0 < V_{IN} < V_{CCIO}$	-10		10	μA			
V _{OH}	High-level output voltage	I _{OUT} = -500 μA	$0.9 \times V_{CCIO}$			V			
V _{OL}	Low-level output voltage	l _{OUT} = 1,500 μA			$0.1 \times V_{CCIO}$	V			

Table 26. 3.3-V PCI-X Specifications									
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units			
V _{CCIO}	Output supply voltage		3.0	3.3	3.6	V			
V _{IH}	High-level input voltage		$0.5 imes V_{CCIO}$		V _{CCIO} + 0.5	V			
V _{IL}	Low-level input voltage		-0.5		$0.35 imes V_{CCIO}$	V			
V _{IPU}	Input pull-up voltage		$0.7\times V_{CCIO}$			V			
I _{IL}	Input pin leakage current	$0 < V_{IN} < V_{CCIO}$	-10.0		10.0	μΑ			
V _{OH}	High-level output voltage	I _{OUT} = -500 μA	$0.9 \times V_{CCIO}$			V			
V _{OL}	Low-level output voltage	I _{OUT} = 1,500 μA			$0.1 \times V_{CCIO}$	V			
L _{pin}	Pin Inductance				15.0	nH			

Table 27. 3.3-V LVDS I/O Specifications								
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units		
V _{CCIO}	I/O supply voltage		3.135	3.3	3.465	V		
V _{OD}	Differential output voltage	R _L = 100 Ω	250		650	mV		
ΔV_{OD}	Change in V _{OD} between high and low	R _L = 100 Ω			50	mV		
V _{OS}	Output offset voltage	$R_L = 100 \Omega$	1.125	1.25	1.375	V		
ΔV_{OS}	Change in V _{OS} between high and low	R _L = 100 Ω			50	mV		
V _{TH}	Differential input threshold	V _{CM} = 1.2 V	-100		100	mV		
V _{IN}	Receiver input voltage range		0.0		2.4	V		
RL	Receiver differential input resistor (external to APEX devices)		90	100	110	Ω		

Table 32. SSTL-3 Class II Specifications								
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units		
V _{CCIO}	I/O supply voltage		3.0	3.3	3.6	V		
V _{TT}	Termination voltage		V _{REF} - 0.05	V _{REF}	V _{REF} + 0.05	V		
V _{REF}	Reference voltage		1.3	1.5	1.7	V		
V _{IH}	High-level input voltage		V _{REF} + 0.2		V _{CCIO} + 0.3	V		
V _{IL}	Low-level input voltage		-0.3		V _{REF} - 0.2	V		
V _{OH}	High-level output voltage	I _{OH} = -16 mA (1)	V _{TT} + 0.8			V		
V _{OL}	Low-level output voltage	I _{OL} = 16 mA <i>(2)</i>			V _{TT} – 0.8	V		

Table 33. HSTL Class I I/O Specifications									
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units			
V _{CCIO}	I/O supply voltage		1.71	1.8	1.89	V			
V _{TT}	Termination voltage		$V_{REF} - 0.05$	V _{REF}	V _{REF} + 0.05	V			
V _{REF}	Reference voltage		0.68	0.75	0.90	V			
V _{IH}	High-level input voltage		V _{REF} + 0.1		V _{CCIO} + 0.3	V			
V _{IL}	Low-level input voltage		-0.3		V _{REF} – 0.1	V			
V _{OH}	High-level output voltage	I _{OH} = -8 mA (1)	V _{CCIO} – 0.4			V			
V _{OL}	Low-level output voltage	I _{OL} = 8 mA (2)			0.4	V			

Altera Corporation

Tables 44 through 67 show the f_{MAX} and external timing parameters for EPC20K200C, EP20K400C, EP20K600C, and EP20K1000C devices.

Table 44. EP20K200C f _{MAX} LE Timing Microparameters									
Symbol	-7 Spee	d Grade	-8 Spee	Speed Grade -9 Speed Grade		ed Grade	Unit		
	Min	Max	Min	Max	Min	Max]		
t _{SU}	0.01		0.01		0.01		ns		
t _H	0.10		0.10		0.10		ns		
t _{CO}		0.27		0.30		0.32	ns		
t _{LUT}		0.65		0.78		0.92	ns		

Table 45. EP20K200C f _{MAX} ESB Timing Microparameters									
Symbol	-7 Speed Grade		-8 Spee	-8 Speed Grade		-9 Speed Grade			
	Min	Max	Min	Max	Min	Мах			
t _{ESBARC}		1.30		1.51		1.69	ns		
t _{ESBSRC}		2.35		2.49		2.72	ns		
t _{ESBAWC}		2.92		3.46		3.86	ns		
t _{ESBSWC}		3.05		3.44		3.85	ns		
t _{ESBWASU}	0.45		0.50		0.54		ns		
t _{ESBWAH}	0.44		0.50		0.55		ns		
t _{ESBWDSU}	0.57		0.63		0.68		ns		
t _{ESBWDH}	0.44		0.50		0.55		ns		
t _{ESBRASU}	1.25		1.43		1.56		ns		
t _{ESBRAH}	0.00		0.03		0.11		ns		
t _{ESBWESU}	0.00		0.00		0.00		ns		
t _{ESBDATASU}	2.01		2.27		2.45		ns		
t _{ESBWADDRSU}	-0.20		-0.24		-0.28		ns		
t _{ESBRADDRSU}	0.02		0.00		-0.02		ns		
t _{ESBDATACO1}		1.09		1.28		1.43	ns		
t _{ESBDATACO2}		2.10		2.52		2.82	ns		
t _{ESBDD}		2.50		2.97		3.32	ns		
t _{PD}		1.48		1.78		2.00	ns		
t _{PTERMSU}	0.58		0.72		0.81		ns		
t _{PTERMCO}		1.10		1.29		1.45	ns		

٦

Г

Table 51. EP20K400C f _{MAX} ESB Timing Parameters										
Symbol	-7 Speed Grade		-8 Speed Grade		-9 Speed Grade		Unit			
	Min	Max	Min	Max	Min	Max				
t _{ESBARC}		1.30		1.51		1.69	ns			
t _{ESBSRC}		2.35		2.49		2.72	ns			
t _{ESBAWC}		2.92		3.46		3.86	ns			
t _{ESBSWC}		3.05		3.44		3.85	ns			
t _{ESBWASU}	0.45		0.50		0.54		ns			
t _{ESBWAH}	0.44		0.50		0.55		ns			
t _{ESBWDSU}	0.57		0.63		0.68		ns			
t _{ESBWDH}	0.44		0.50		0.55		ns			
t _{ESBRASU}	1.25		1.43		1.56		ns			
t _{ESBRAH}	0.00		0.03		0.11		ns			
t _{ESBWESU}	0.00		0.00		0.00		ns			
t _{ESBDATASU}	2.01		2.27		2.45		ns			
t _{ESBWADDRSU}	-0.20		-0.24		-0.28		ns			
t _{ESBRADDRSU}	0.02		0.00		-0.02		ns			
t _{ESBDATACO1}		1.09		1.28		1.43	ns			
t _{ESBDATACO2}		2.10		2.52		2.82	ns			
t _{ESBDD}		2.50		2.97		3.32	ns			
t _{PD}		1.48		1.78		2.00	ns			
t _{PTERMSU}	0.58		0.72		0.81		ns			
t _{PTERMCO}		1.10		1.29		1.45	ns			

Table 52. EP20K400C f _{MAX} Routing Delays										
Symbol	-7 Spee	ed Grade	-8 Speed Grade		-9 Speed Grade		Unit			
	Min	Max	Min	Max	Min	Max				
t _{F1-4}		0.15		0.17		0.19	ns			
t _{F5-20}		0.94		1.06		1.25	ns			
t _{F20+}		1.73		1.96		2.30	ns			

Table 53. EP20K400C Minimum Pulse Width Timing Parameters									
Symbol	-7 Spee	d Grade	-8 Spee	d Grade	-9 Spee	Unit			
	Min	Max	Min	Max	Min	Max			
t _{CH}	1.33		1.66		2.00		ns		
t _{CL}	1.33		1.66		2.00		ns		
t _{CLRP}	0.20		0.20		0.20		ns		
t _{PREP}	0.20		0.20		0.20		ns		
t _{ESBCH}	1.33		1.66		2.00		ns		
t _{ESBCL}	1.33		1.66		2.00		ns		
t _{ESBWP}	1.05		1.28		1.44		ns		
t _{ESBRP}	0.87		1.06		1.19		ns		

Table 54. EP20K400C External Timing Parameters										
Symbol	-7 Spee	ed Grade	-8 Spee	ed Grade	-9 Speed	d Grade	Unit			
	Min	Max	Min	Max	Min	Max				
t _{INSU}	1.37		1.52		1.64		ns			
t _{INH}	0.00		0.00		0.00		ns			
t _{оитсо}	2.00	4.25	2.00	4.61	2.00	5.03	ns			
t _{INSUPLL}	0.80		0.91		-		ns			
tINHPLL	0.00		0.00		-		ns			
t _{OUTCOPLL}	0.50	2.27	0.50	2.55	-	-	ns			

Table 67. EP20K1000C External Bidirectional Timing Parameters										
Symbol	-7 Spe	ed Grade	-8 Spe	ed Grade	-9 Spe	Unit				
	Min	Max	Min	Max	Min	Max				
t _{INSUBIDIR}	1.86		2.54		3.15		ns			
t _{INHBIDIR}	0.00		0.00		0.00		ns			
t _{OUTCOBIDIR}	2.00	4.63	2.00	5.26	2.00	5.69	ns			
t _{XZBIDIR}		8.98		9.89		10.67	ns			
t _{ZXBIDIR}		8.98		9.89		10.67	ns			
t _{INSUBIDIRPLL}	4.17		5.27		-		ns			
t _{INHBIDIRPLL}	0.00		0.00		-		ns			
t _{OUTCOBIDIRPLL}	0.50	2.32	0.50	2.55	-	-	ns			
t _{XZBIDIRPLL}		6.67		7.18		-	ns			
t _{ZXBIDIRPLL}		6.67		7.18		-	ns			

Tables 68 and 69 show selectable I/O standard input and output delays for APEX 20KC devices. If you select an I/O standard input or output delay other than LVCMOS, add the delay for the selected speed grade to the LVCMOS value.

Table 68. Selectable I/O Standard Input Delays									
Symbol	-7 Spee	ed Grade	-8 Spee	ed Grade	-9 Spee	d Grade	Unit		
	Min	Max	Min	Max	Min	Max	Min		
LVCMOS		0.00		0.00		0.00	ns		
LVTTL		0.00		0.00		0.00	ns		
2.5 V		0.00		0.00		0.00	ns		
1.8 V		0.04		0.11		0.14	ns		
PCI		0.00		0.04		0.03	ns		
GTL+		-0.30		0.25		0.23	ns		
SSTL-3 Class I		-0.19		-0.13		-0.13	ns		
SSTL-3 Class II		-0.19		-0.13		-0.13	ns		
SSTL-2 Class I		-0.19		-0.13		-0.13	ns		
SSTL-2 Class II		-0.19		-0.13		-0.13	ns		
LVDS		-0.19		-0.17		-0.16	ns		
CTT		0.00		0.00		0.00	ns		
AGP		0.00		0.00		0.00	ns		