

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	1664
Number of Logic Elements/Cells	16640
Total RAM Bits	212992
Number of I/O	488
Number of Gates	1052000
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	652-BGA
Supplier Device Package	652-BGA (45x45)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k400cb652i8es

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 7. APEX 20KC Device Features (Part 2 of 2)						
Feature	APEX 20KC Devices					
I/O standard support	1.8-V, 2.5-V, 3.3-V, 5.0-V I/O 3.3-V PCI and PCI-X 3.3-V AGP CTT GTL+ I VCMOS					
	LVTTL True-LVDS TM and LVPECL data pins (in EP20K400C and larger devices) LVDS and LVPECL clock pins (in all devices) LVDS and LVPECL data pins up to 156 Mbps (in EP20K200C devices) HSTL Class I PCI-X SSTL-2 Class I and II SSTL-3 Class I and II					
Memory support	CAM Dual-port RAM FIFO RAM ROM					

All APEX 20KC devices are reconfigurable and are 100% tested prior to shipment. As a result, test vectors do not have to be generated for fault-coverage purposes. Instead, the designer can focus on simulation and design verification. In addition, the designer does not need to manage inventories of different application-specific integrated circuit (ASIC) designs; APEX 20KC devices can be configured on the board for the specific functionality required.

APEX 20KC devices are configured at system power-up with data stored in an Altera serial configuration device or provided by a system controller. Altera offers in-system programmability (ISP)-capable EPC16, EPC8, EPC4, EPC2, and EPC1 configuration devices and one-time programmable (OTP) EPC1 configuration devices, which configure APEX 20KC devices via a serial data stream. Moreover, APEX 20KC devices contain an optimized interface that permits microprocessors to configure APEX 20KC devices serially or in parallel, and synchronously or asynchronously. The interface also enables microprocessors to treat APEX 20KC devices as memory and configure the device by writing to a virtual memory location, making reconfiguration easy.

The LAB-wide control signals can be generated from the LAB local interconnect, global signals, and dedicated clock pins. The inherent low skew of the FastTrack interconnect enables it to be used for clock distribution. Figure 4 shows the LAB control signal generation circuit.

Dedicated Clocks
Global Signals

Local Interconnect

SYNCLOAD LABCLKENA1 LABCLR1 (1)

Figure 4. LAB Control Signal Generation

Notes to Figure 4:

(1) The LABCLR1 and LABCLR2 signals also control asynchronous load and asynchronous preset for LEs within the LAB

SYNCCLR

or LABCLK2 (2)

(2) The SYNCCLR signal can be generated by the local interconnect or global signals.

Logic Element

The LE, the smallest unit of logic in the APEX 20KC architecture, is compact and provides efficient logic usage. Each LE contains a four-input LUT, which is a function generator that can quickly implement any function of four variables. In addition, each LE contains a programmable register and carry and cascade chains. Each LE drives the local interconnect, MegaLAB interconnect, and FastTrack interconnect routing structures. See Figure 5.

LABCLK1


LABCLR2 (1)

Cascade Chain

With the cascade chain, the APEX 20KC architecture can implement functions with a very wide fan-in. Adjacent LUTs can compute portions of a function in parallel; the cascade chain serially connects the intermediate values. The cascade chain can use a logical AND or logical OR (via De Morgan's inversion) to connect the outputs of adjacent LEs. Each additional LE provides four more inputs to the effective width of a function, with a short cascade delay. Cascade chain logic can be created automatically by the Quartus II Compiler during design processing, or manually by the designer during design entry.

Cascade chains longer than ten LEs are implemented automatically by linking LABs together. For enhanced fitting, a long cascade chain skips alternate LABs in a MegaLAB structure. A cascade chain longer than one LAB skips either from an even-numbered LAB to the next even-numbered LAB, or from an odd-numbered LAB to the next odd-numbered LAB. For example, the last LE of the first LAB in the upper-left MegaLAB structure carries to the first LE of the third LAB in the MegaLAB structure. Figure 7 shows how the cascade function can connect adjacent LEs to form functions with a wide fan-in.








Figure 9. APEX 20KC Interconnect Structure

A row line can be driven directly by LEs, IOEs, or ESBs in that row. Further, a column line can drive a row line, allowing an LE, IOE, or ESB to drive elements in a different row via the column and row interconnect. The row interconnect drives the MegaLAB interconnect to drive LEs, IOEs, or ESBs in a particular MegaLAB structure.

A column line can be directly driven by LEs, IOEs, or ESBs in that column. A column line on a device's left or right edge can also be driven by row IOEs. The column line is used to route signals from one row to another. A column line can drive a row line; it can also drive the MegaLAB interconnect directly, allowing faster connections between rows.

Figure 10 shows how the FastTrack interconnect uses the local interconnect to drive LEs within MegaLAB structures.

Select Vertical I/O Pins IOE IOE FastRow Interconnect IOE IOE FastRow Drive Local Interconnect Drives Local Interconnect Interconnect and FastRow in Two MegaLAB Structures Interconnect Local Interconnect LEs MegaLAB MegaLAB *LABs*

Figure 12. APEX 20KC FastRow Interconnect

Table 8 summarizes how various elements of the APEX 20KC architecture drive each other.

Dedicated Clocks Global Signals MegaLAB Interconnect 65 🕹 32 Macrocell Inputs (1 to 16) From To Row 16, Adjacent CLK[1..0] and Column LAB Interconnect 2 ENA[1..0] CLRN[1..0] Local Interconnect


Figure 13. Product-Term Logic in ESB

Macrocells

APEX 20KC macrocells can be configured individually for either sequential or combinatorial logic operation. The macrocell consists of three functional blocks: the logic array, the product-term select matrix, and the programmable register.

Combinatorial logic is implemented in the product terms. The product-term select matrix allocates these product terms for use as either primary logic inputs (to the OR and XOR gates) to implement combinatorial functions, or as parallel expanders to be used to increase the logic available to another macrocell. One product term can be inverted; the Quartus II software uses this feature to perform De Morgan's inversion for more efficient implementation of wide OR functions. The Quartus II Compiler can use a NOT-gate push-back technique to emulate an asynchronous preset. Figure 14 shows the APEX 20KC macrocell.

Figure 14. APEX 20KC Macrocell



For registered functions, each macrocell register can be programmed individually to implement D, T, JK, or SR operation with programmable clock control. The register can be bypassed for combinatorial operation. During design entry, the designer specifies the desired register type; the Quartus II software then selects the most efficient register operation for each registered function to optimize resource utilization. The Quartus II software or other synthesis tools can also select the most efficient register operation automatically when synthesizing HDL designs.

Each programmable register can be clocked by one of two ESB-wide clocks. The ESB-wide clocks can be generated from device dedicated clock pins, global signals, or local interconnect. Each clock also has an associated clock enable, generated from the local interconnect. The clock and clock enable signals are related for a particular ESB; any macrocell using a clock also uses the associated clock enable.

If both the rising and falling edges of a clock are used in an ESB, both ESB-wide clock signals are used.




Figure 18. Deep Memory Block Implemented with Multiple ESBs

The ESB implements two forms of dual-port memory: read/write clock mode and input/output clock mode. The ESB can also be used for bidirectional, dual-port memory applications in which two ports read or write simultaneously. To implement this type of dual-port memory, two ESBs are used to support two simultaneous reads or writes.

The ESB can also use Altera megafunctions to implement dual-port RAM applications where both ports can read or write, as shown in Figure 19.





Figure 19. APEX 20KC ESB Implementing Dual-Port RAM

Figure 23. APEX 20KC CAM Block Diagram



CAM can be used in any application requiring high-speed searches, such as networking, communications, data compression, and cache management.

The APEX 20KC on-chip CAM provides faster system performance than traditional discrete CAM. Integrating CAM and logic into the APEX 20KC device eliminates off-chip and on-chip delays, improving system performance.

When in CAM mode, the ESB implements 32-word, 32-bit CAM. Wider or deeper CAM can be implemented by combining multiple CAMs with some ancillary logic implemented in LEs. The Quartus II software combines ESBs and LEs automatically to create larger CAMs.

CAM supports writing "don't care" bits into words of the memory. The "don't care" bit can be used as a mask for CAM comparisons; any bit set to "don't care" has no effect on matches.

The output of the CAM can be encoded or unencoded. When encoded, the ESB outputs an encoded address of the data's location. For instance, if the data is located in address 12, the ESB output is 12. When unencoded, the ESB uses its 16 outputs to show the location of the data over two clock cycles. In this case, if the data is located in address 12, the 12th output line goes high. When using unencoded outputs, two clock cycles are required to read the output because a 16-bit output bus is used to show the status of 32 words.

The encoded output is better suited for designs that ensure duplicate data is not written into the CAM. If duplicate data is written into two locations, the CAM's output will be incorrect. If the CAM may contain duplicate data, the unencoded output is a better solution; CAM with unencoded outputs can distinguish multiple data locations.

CAM can be pre-loaded with data during configuration, or it can be written during system operation. In most cases, two clock cycles are required to write each word into CAM. When "don't care" bits are used, a third clock cycle is required.

Advanced I/O Standard Support

APEX 20KC IOEs support the following I/O standards: LVTTL, LVCMOS, 1.8-V I/O, 2.5-V I/O, 3.3-V PCI, PCI-X, 3.3-V AGP, LVDS, LVPECL, GTL+, CTT, HSTL Class I, SSTL-3 Class I and II, and SSTL-2 Class I and II.



For more information on I/O standards supported by APEX 20KC devices, see *Application Note 117 (Using Selectable I/O Standards in Altera Devices)*.

The APEX 20KC device contains eight I/O banks. In QFP packages, the banks are linked to form four I/O banks. The I/O banks directly support all standards except LVDS and LVPECL. All I/O banks can support LVDS and LVPECL at up to 156 Mbps per channel with the addition of external resistors. In addition, one block within a bank contains circuitry to support high-speed True-LVDS and LVPECL inputs, and another block within a bank supports high-speed True-LVDS and LVPECL outputs. The LVDS blocks support all of the I/O standards. Each I/O bank has its own VCCIO pins. A single device can support 1.8-V, 2.5-V, and 3.3-V interfaces; each bank can support a different standard independently. Each bank can also use a separate V_{REF} level so that each bank can support any of the terminated standards (such as SSTL-3) independently. Within a bank, any one of the terminated standards can be supported. EP20K400C and larger APEX 20KC devices support the LVDS interface for data pins (EP20K200C devices support LVDS clock pins, but not data pins). EP20K400C and EP20K600C devices support LVDS for data pins at up to 840 Mbps per channel. EP20K1000C devices support LVDS on 16 channels at up to 750 Mbps.

Each bank can support multiple standards with the same VCCIO for output pins. Each bank can support one voltage-referenced I/O standard, but it can support multiple I/O standards with the same VCCIO voltage level. For example, when VCCIO is 3.3 V, a bank can support LVTTL, LVCMOS, 3.3-V PCI, and SSTL-3 for inputs and outputs.

When the LVDS banks are not used for the LVDS I/O standard, they support all of the other I/O standards. Figure 28 shows the arrangement of the APEX 20KC I/O banks.

IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

All APEX 20KC devices provide JTAG BST circuitry that complies with the IEEE Std. 1149.1-1990 specification. JTAG boundary-scan testing can be performed before or after configuration, but not during configuration. APEX 20KC devices can also use the JTAG port for configuration with the Quartus II software or with hardware using either Jam Files (.jam) or Jam Byte-Code Files (.jbc). Finally, APEX 20KC devices use the JTAG port to monitor the logic operation of the device with the SignalTap embedded logic analyzer. APEX 20KC devices support the JTAG instructions shown in Table 13.

Table 13. APEX 20K	C JTAG Instructions
JTAG Instruction	Description
SAMPLE/PRELOAD	Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern to be output at the device pins. Also used by the SignalTap embedded logic analyzer.
EXTEST	Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins.
BYPASS	Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through selected devices to adjacent devices during normal device operation.
USERCODE	Selects the 32-bit USERCODE register and places it between the TDI and TDO pins, allowing the USERCODE to be serially shifted out of TDO.
IDCODE	Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE to be serially shifted out of TDO.
ICR Instructions	Used when configuring an APEX 20KC device via the JTAG port with a MasterBlaster TM or ByteBlasterMV TM download cable, or when using a Jam File or Jam Byte-Code File via an embedded processor.
SignalTap Instructions	Monitors internal device operation with the SignalTap embedded logic analyzer.

Table 22. LVCMOS I/O Specifications							
Symbol	Parameter	Conditions	Minimum	Maximum	Units		
V _{CCIO}	Power supply voltage range		3.0	3.6	V		
V _{IH}	High-level input voltage		2.0	V _{CCIO} + 0.3	V		
V _{IL}	Low-level input voltage		-0.3	0.8	V		
lį	Input pin leakage current	V _{IN} = 0 V or 3.3 V	-10	10	μА		
V _{OH}	High-level output voltage	$V_{CCIO} = 3.0 \text{ V}$ $I_{OH} = -0.1 \text{ mA } (1)$	V _{CCIO} - 0.2		V		
V _{OL}	Low-level output voltage	V _{CCIO} = 3.0 V I _{OL} = 0.1 mA (2)		0.2	V		

Table 23. 2.5-V I/O Specifications								
Symbol	Parameter	Conditions	Minimum	Maximum	Units			
V _{CCIO}	Output supply voltage		2.375	2.625	V			
V _{IH}	High-level input voltage		1.7	V _{CCIO} + 0.3	V			
V _{IL}	Low-level input voltage		-0.3	0.8	V			
I _I	Input pin leakage current	V _{IN} = 0 V or 3.3 V	-10	10	μА			
V _{OH}	High-level output	$I_{OH} = -0.1 \text{ mA } (1)$	2.1		V			
	voltage	$I_{OH} = -1 \text{ mA } (1)$	2.0		V			
		$I_{OH} = -2 \text{ mA } (1)$	1.7		V			
V _{OL}	Low-level output	I _{OL} = 0.1 mA (2)		0.2	V			
	voltage	I _{OL} = 1 mA (2)		0.4	V			
ı		I _{OL} = 2 mA (2)		0.7	V			

Table 24. 1.8-V I/O Specifications							
Symbol	Parameter	Conditions	Minimum	Maximum	Units		
V _{CCIO}	Output supply voltage		1.7	1.9	V		
V _{IH}	High-level input voltage		0.65 × V _{CCIO}	V _{CCIO} + 0.3	V		
V _{IL}	Low-level input voltage			0.35 × V _{CCIO}	V		
I _I	Input pin leakage current	V _{IN} = 0 V or 3.3 V	-10	10	μА		
V _{OH}	High-level output voltage	$I_{OH} = -2 \text{ mA } (1)$	V _{CCIO} - 0.45		V		
V _{OL}	Low-level output voltage	I _{OL} = 2 mA (2)		0.45	V		

Table 25. 3.3-V PCI Specifications							
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units	
V _{CCIO}	I/O supply voltage		3.0	3.3	3.6	V	
V _{IH}	High-level input voltage		0.5 × V _{CCIO}		V _{CCIO} + 0.5	V	
V _{IL}	Low-level input voltage		-0.5		0.3 × V _{CCIO}	V	
l _l	Input pin leakage current	0 < V _{IN} < V _{CCIO}	-10		10	μА	
V _{OH}	High-level output voltage	I _{OUT} = -500 μA	0.9 × V _{CCIO}			V	
V _{OL}	Low-level output voltage	I _{OUT} = 1,500 μA			0.1 × V _{CCIO}	٧	

Table 26. 3.	3-V PCI-X Specification	s				
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
V _{CCIO}	Output supply voltage		3.0	3.3	3.6	V
V _{IH}	High-level input voltage		0.5 × V _{CCIO}		V _{CCIO} + 0.5	V
V _{IL}	Low-level input voltage		-0.5		$0.35 \times V_{CCIO}$	V
V_{IPU}	Input pull-up voltage		$0.7 \times V_{CCIO}$			V
I _{IL}	Input pin leakage current	0 < V _{IN} < V _{CCIO}	-10.0		10.0	μΑ
V _{OH}	High-level output voltage	I _{OUT} = -500 μA	0.9 × V _{CCIO}			V
V _{OL}	Low-level output voltage	I _{OUT} = 1,500 μA			0.1 × V _{CCIO}	V
L _{pin}	Pin Inductance				15.0	nH

Table 27. 3.	Table 27. 3.3-V LVDS I/O Specifications							
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units		
V _{CCIO}	I/O supply voltage		3.135	3.3	3.465	V		
V _{OD}	Differential output voltage	R _L = 100 Ω	250		650	mV		
ΔV _{OD}	Change in V _{OD} between high and low	R _L = 100 Ω			50	mV		
V _{OS}	Output offset voltage	$R_L = 100 \Omega$	1.125	1.25	1.375	V		
ΔV _{OS}	Change in V _{OS} between high and low	R _L = 100 Ω			50	mV		
V _{TH}	Differential input threshold	V _{CM} = 1.2 V	-100		100	mV		
V _{IN}	Receiver input voltage range		0.0		2.4	V		
R _L	Receiver differential input resistor (external to APEX devices)		90	100	110	Ω		

Timing Model

The high-performance FastTrack and MegaLAB interconnect routing resources ensure predictable performance, accurate simulation, and accurate timing analysis. This predictable performance contrasts with that of FPGAs, which use a segmented connection scheme and therefore have unpredictable performance.

Figure 32 shows the f_{MAX} timing model for APEX 20KC devices.

^tsu Routing Delay t_H t_{F1-4} ^tco ^t F5—20 t LUT ^t F20+ ESB t_{ESBARC} t_{ESBSRC} ^tESBAWC ^tESBSWC ^tESBWASU ^tESBWDSU ESBSRASU ^tESBWESU ESBDATASU ^tESBWADDRSU ESBRADDRSU ESBDATACO1 ESBDATACO2 ESBDD ^tPD ^tPTERMSU ^tPTERMCO

Figure 32. f_{MAX} Timing Model

Figures 33 and 34 show the asynchronous and synchronous timingwaveforms, respectively, for the ESB macroparameters in Table 37.

Symbol	-7 Spee	-7 Speed Grade		-8 Speed Grade		-9 Speed Grade	
	Min	Max	Min	Max	Min	Max	
t _{CH}	1.33		1.66		2.00		ns
t _{CL}	1.33		1.66		2.00		ns
t _{CLRP}	0.20		0.20		0.20		ns
t _{PREP}	0.20		0.20		0.20		ns
t _{ESBCH}	1.33		1.66		2.00		ns
t _{ESBCL}	1.33		1.66		2.00		ns
t _{ESBWP}	1.05		1.28		1.44		ns
t _{ESBRP}	0.87		1.06		1.19		ns

Table 54. EP20K400C External Timing Parameters									
Symbol	-7 Spec	-7 Speed Grade		-8 Speed Grade		-9 Speed Grade			
	Min	Max	Min	Max	Min	Max			
t _{INSU}	1.37		1.52		1.64		ns		
t _{INH}	0.00		0.00		0.00		ns		
t _{оитсо}	2.00	4.25	2.00	4.61	2.00	5.03	ns		
t _{INSUPLL}	0.80		0.91		-		ns		
t _{INHPLL}	0.00		0.00		-		ns		
toutcopll	0.50	2.27	0.50	2.55	-	-	ns		

Symbol	-7 Spee	-7 Speed Grade		-8 Speed Grade		-9 Speed Grade	
	Min	Max	Min	Max	Min	Max	1
t _{CH}	1.33		1.66		2.00		ns
t _{CL}	1.33		1.66		2.00		ns
t _{CLRP}	0.20		0.20		0.20		ns
t _{PREP}	0.20		0.20		0.20		ns
t _{ESBCH}	1.33		1.66		2.00		ns
t _{ESBCL}	1.33		1.66		2.00		ns
t _{ESBWP}	1.05		1.28		1.44		ns
t _{ESBRP}	0.87		1.06		1.19		ns

Table 60. EP20K600C External Timing Parameters									
Symbol	-7 Spee	ed Grade	-8 Spec	ed Grade	-9 Speed	Unit			
	Min	Max	Min	Max	Min	Max			
t _{INSU}	1.28		1.40		1.45		ns		
t _{INH}	0.00		0.00		0.00		ns		
t _{оитсо}	2.00	4.29	2.00	4.77	2.00	5.11	ns		
t _{INSUPLL}	0.80		0.91		-		ns		
t _{INHPLL}	0.00		0.00		-		ns		
t _{OUTCOPLL}	0.50	2.37	0.50	2.63	-	-	ns		

Symbol	-7 Spe	ed Grade	-8 Spee	d Grade	-9 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	1
t _{INSUBIDIR}	2.03		2.57		2.97		ns
t _{INHBIDIR}	0.00		0.00		0.00		ns
t _{OUTCOBIDIR}	2.00	4.29	2.00	4.77	2.00	5.11	ns
t _{XZBIDIR}		8.31		9.14		9.76	ns
t _{ZXBIDIR}		8.31		9.14		9.76	ns
t _{INSUBIDIRPLL}	3.99		4.77		-		ns
t _{INHBIDIRPLL}	0.00		0.00		-		ns
t _{OUTCOBIDIRPLL}	0.50	2.37	0.50	2.63	-	-	ns
t _{XZBIDIRPLL}		6.35		6.94		-	ns
t _{zyginioni i}		6.35		6.94		-	ns

Table 62. EP20K10	DOOC f _{MAX} LE 7	iming Microp	arameters				
Symbol	-7 Spee	d Grade	-8 Spee	d Grade	-9 Spee	Unit	
	Min	Max	Min	Max	Min	Max	
t_{SU}	0.01		0.01		0.01		ns
t _H	0.10		0.10		0.10		ns
t_{CO}		0.27		0.30		0.32	ns
t_{LUT}		0.66		0.79		0.92	ns

Symbol	-7 Speed	d Grade	-8 Spee	d Grade	-9 Speed Grade		Unit	
	Min	Max	Min	Max	Min	Max	7	
t _{CH}	1.33		1.66		2.00		ns	
t_{CL}	1.33		1.66		2.00		ns	
t _{CLRP}	0.20		0.20		0.20		ns	
t _{PREP}	0.20		0.20		0.20		ns	
t _{ESBCH}	1.33		1.66		2.00		ns	
t _{ESBCL}	1.33		1.66		2.00		ns	
t _{ESBWP}	1.04		1.26		1.41		ns	
t _{ESBRP}	0.87		1.05		1.18		ns	

Table 66. EP20K1000C External Timing Parameters										
Symbol	ool -7 Speed Grade		-8 Spec	ed Grade	-9 Speed	Unit				
	Min	Max	Min	Max	Min	Max				
t _{INSU}	1.14		1.14		1.11		ns			
t _{INH}	0.00		0.00		0.00		ns			
t _{outco}	2.00	4.63	2.00	5.26	2.00	5.69	ns			
t _{INSUPLL}	0.81		0.92		-		ns			
t _{INHPLL}	0.00		0.00		-		ns			
toutcopll	0.50	2.32	0.50	2.55	-	-	ns			

Table 67. EP20K1000C External Bidirectional Timing Parameters									
Symbol	-7 Spe	ed Grade	-8 Spe	ed Grade	-9 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max	-		
t _{INSUBIDIR}	1.86		2.54		3.15		ns		
t _{INHBIDIR}	0.00		0.00		0.00		ns		
t _{OUTCOBIDIR}	2.00	4.63	2.00	5.26	2.00	5.69	ns		
t _{XZBIDIR}		8.98		9.89		10.67	ns		
t _{ZXBIDIR}		8.98		9.89		10.67	ns		
t _{INSUBIDIRPLL}	4.17		5.27		-		ns		
t _{INHBIDIRPLL}	0.00		0.00		-		ns		
t _{OUTCOBIDIRPLL}	0.50	2.32	0.50	2.55	-	-	ns		
t _{XZBIDIRPLL}		6.67		7.18		-	ns		
t _{ZXBIDIRPLL}		6.67		7.18		-	ns		

Tables 68 and 69 show selectable I/O standard input and output delays for APEX 20KC devices. If you select an I/O standard input or output delay other than LVCMOS, add the delay for the selected speed grade to the LVCMOS value.

Table 68. Selectable I/O Standard Input Delays									
Symbol	-7 Spec	ed Grade	-8 Spe	ed Grade	-9 Spec	d Grade	Unit		
	Min	Max	Min	Max	Min	Max	Min		
LVCMOS		0.00		0.00		0.00	ns		
LVTTL		0.00		0.00		0.00	ns		
2.5 V		0.00		0.00		0.00	ns		
1.8 V		0.04		0.11		0.14	ns		
PCI		0.00		0.04		0.03	ns		
GTL+		-0.30		0.25		0.23	ns		
SSTL-3 Class I		-0.19		-0.13		-0.13	ns		
SSTL-3 Class II		-0.19		-0.13		-0.13	ns		
SSTL-2 Class I		-0.19		-0.13		-0.13	ns		
SSTL-2 Class II		-0.19		-0.13		-0.13	ns		
LVDS		-0.19		-0.17		-0.16	ns		
CTT		0.00		0.00		0.00	ns		
AGP		0.00		0.00		0.00	ns		