E·XFL

Altera - EP20K400CF672C9 Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	488
Number of Gates	-
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	672-BBGA, FCBGA
Supplier Device Package	672-FBGA (27x27)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=ep20k400cf672c9

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Figure 8. APEX 20KC LE Operating Modes

Notes to Figure 8:

- (1) LEs in normal mode support register packing.
- (2) There are two LAB-wide clock enables per LAB.
- (3) When using the carry-in in normal mode, the packed register feature is unavailable.
- (4) A register feedback multiplexer is available on LE1 of each LAB.
- (5) The DATA1 and DATA2 input signals can supply counter enable, up or down control, or register feedback signals for LEs other than the second LE in an LAB.
- (6) The LAB-wide synchronous clear and LAB wide synchronous load affect all registers in an LAB.

Altera Corporation

Figure 11 shows the intersection of a row and column interconnect, and how these forms of interconnects and LEs drive each other.



Figure 11. Driving the FastTrack Interconnect

APEX 20KC devices include an enhanced interconnect structure for faster routing of input signals with high fan-out. Column I/O pins can drive the FastRowTM interconnect, which routes signals directly into the local interconnect without having to drive through the MegaLAB interconnect. The FastRow lines traverse two MegaLAB structures. Also, these pins can drive the local interconnect directly for fast setup times. On EP20K400C and larger devices, the FastRow interconnect drives the two MegaLAB structures in the top left corner, the two MegaLAB structures in the two right corner, the two MegaLAB structures in the bottom left corner, and the two MegaLAB structures in the bottom right corner. On EP20K200C and smaller devices, FastRow interconnect drives the two MegaLAB structures on the top and the two MegaLAB structures on the bottom of the device. On all devices, the FastRow interconnect drives all local interconnect in the appropriate MegaLAB structures except the end local interconnect on the side of the MegaLAB opposite the ESB. Pins using the FastRow interconnect achieve a faster set-up time, as the signal does not need to use a MegaLAB interconnect line to reach the destination LE. Figure 12 shows the FastRow interconnect.





For registered functions, each macrocell register can be programmed individually to implement D, T, JK, or SR operation with programmable clock control. The register can be bypassed for combinatorial operation. During design entry, the designer specifies the desired register type; the Quartus II software then selects the most efficient register operation for each registered function to optimize resource utilization. The Quartus II software or other synthesis tools can also select the most efficient register operation automatically when synthesizing HDL designs.

Each programmable register can be clocked by one of two ESB-wide clocks. The ESB-wide clocks can be generated from device dedicated clock pins, global signals, or local interconnect. Each clock also has an associated clock enable, generated from the local interconnect. The clock and clock enable signals are related for a particular ESB; any macrocell using a clock also uses the associated clock enable.

If both the rising and falling edges of a clock are used in an ESB, both ESB-wide clock signals are used.

The programmable register also supports an asynchronous clear function. Within the ESB, two asynchronous clears are generated from global signals and the local interconnect. Each macrocell can either choose between the two asynchronous clear signals or choose to not be cleared. Either of the two clear signals can be inverted within the ESB. Figure 15 shows the ESB control logic when implementing product-terms.





Parallel Expanders

Parallel expanders are unused product terms that can be allocated to a neighboring macrocell to implement fast, complex logic functions. Parallel expanders allow up to 32 product terms to feed the macrocell OR logic directly, with two product terms provided by the macrocell and 30 parallel expanders provided by the neighboring macrocells in the ESB.

The Quartus II Compiler can allocate up to 15 sets of up to two parallel expanders per set to the macrocells automatically. Each set of two parallel expanders incurs a small, incremental timing delay. Figure 16 shows the APEX 20KC parallel expanders.



Figure 18. Deep Memory Block Implemented with Multiple ESBs

The ESB implements two forms of dual-port memory: read/write clock mode and input/output clock mode. The ESB can also be used for bidirectional, dual-port memory applications in which two ports read or write simultaneously. To implement this type of dual-port memory, two ESBs are used to support two simultaneous reads or writes.

The ESB can also use Altera megafunctions to implement dual-port RAM applications where both ports can read or write, as shown in Figure 19.





Single-Port Mode

The APEX 20KC ESB also supports a single-port mode, which is used when simultaneous reads and writes are not required. See Figure 22.



Note toFigure 22:

(1) All registers can be asynchronously cleared by ESB local interconnect signals, global signals, or the chip-wide reset.

Content-Addressable Memory

In APEX 20KC devices, the ESB can implement CAM. CAM can be thought of as the inverse of RAM. When read, RAM outputs the data for a given address. Conversely, CAM outputs an address for a given data word. For example, if the data FA12 is stored in address 14, the CAM outputs 14 when FA12 is driven into it. The register in the APEX 20KC IOE can be programmed to power-up high or low after configuration is complete. If it is programmed to power-up low, an asynchronous clear can control the register. If it is programmed to power-up high, an asynchronous preset can control the register. This feature is useful for cases where the APEX 20KC device controls an activelow input or another device; it prevents inadvertent activation of the input upon power-up.

Figure 25 shows how fast bidirectional I/O pins are implemented in APEX 20KC devices. This feature is useful for cases where the APEX 20KC device controls an active-low input or another device; it prevents inadvertent activation of the input upon power-up.

Notes to Figure 25:

- (1) This programmable delay has four settings: off and three levels of delay.
- (2) The output enable and input registers are LE registers in the LAB adjacent to the bidirectional pin.

Each IOE drives a row, column, MegaLAB, or local interconnect when used as an input or bidirectional pin. A row IOE can drive a local, MegaLAB, row, and column interconnect; a column IOE can drive the column interconnect. Figure 26 shows how a row IOE connects to the interconnect.



Figure 26. Row IOE Connection to the Interconnect

Advanced I/O Standard Support

APEX 20KC IOEs support the following I/O standards: LVTTL, LVCMOS, 1.8-V I/O, 2.5-V I/O, 3.3-V PCI, PCI-X, 3.3-V AGP, LVDS, LVPECL, GTL+, CTT, HSTL Class I, SSTL-3 Class I and II, and SSTL-2 Class I and II.



For more information on I/O standards supported by APEX 20KC devices, see *Application Note* 117 (*Using Selectable I/O Standards in Altera Devices*).

The APEX 20KC device contains eight I/O banks. In QFP packages, the banks are linked to form four I/O banks. The I/O banks directly support all standards except LVDS and LVPECL. All I/O banks can support LVDS and LVPECL at up to 156 Mbps per channel with the addition of external resistors. In addition, one block within a bank contains circuitry to support high-speed True-LVDS and LVPECL inputs, and another block within a bank supports high-speed True-LVDS and LVPECL outputs. The LVDS blocks support all of the I/O standards. Each I/O bank has its own VCCIO pins. A single device can support 1.8-V, 2.5-V, and 3.3-V interfaces; each bank can support a different standard independently. Each bank can also use a separate V_{REF} level so that each bank can support any of the terminated standards (such as SSTL-3) independently. Within a bank, any one of the terminated standards can be supported. EP20K400C and larger APEX 20KC devices support the LVDS interface for data pins (EP20K200C devices support LVDS clock pins, but not data pins). EP20K400C and EP20K600C devices support LVDS for data pins at up to 840 Mbps per channel. EP20K1000C devices support LVDS on 16 channels at up to 750 Mbps.

Each bank can support multiple standards with the same VCCIO for output pins. Each bank can support one voltage-referenced I/O standard, but it can support multiple I/O standards with the same VCCIO voltage level. For example, when VCCIO is 3.3 V, a bank can support LVTTL, LVCMOS, 3.3-V PCI, and SSTL-3 for inputs and outputs.

When the LVDS banks are not used for the LVDS I/O standard, they support all of the other I/O standards. Figure 28 shows the arrangement of the APEX 20KC I/O banks.

Figure 28. APEX 20KC I/O Banks



Notes to Figure 28:

- For more information on placing I/O pins in LVDS blocks, refer to the "Guidelines for Using LVDS Blocks" section in Application Note 120 (Using LVDS in APEX 20KE Devices).
- (2) If the LVDS input and output blocks are not used for LVDS, they can support all of the I/O standards and can be used as input, output, or bidirectional pins with V_{CCIO} set to 3.3 V, 2.5 V, or 1.8 V.

Power Sequencing & Hot Socketing

Because APEX 20KC devices can be used in a mixed-voltage environment, they have been designed specifically to tolerate any possible power-up sequence. Therefore, the V_{CCIO} and V_{CCINT} power supplies may be powered in any order.

Open-drain output pins on APEX 20KC devices (with a series resistor and a pull-up resistor to the 5.0-V supply) can drive 5.0-V CMOS input pins that require a V_{IH} of 3.5 V. When the pin is inactive, the trace will be pulled up to 5.0 V by the resistor. The open-drain pin will only drive low or tristate; it will never drive high. The rise time is dependent on the value of the pull-up resistor and load impedance. The I_{OL} current specification should be considered when selecting a pull-up resistor.

ClockLock & ClockBoost Features

APEX 20KC devices support the ClockLock and ClockBoost clock management features, which are implemented with PLLs. The ClockLock circuitry uses a synchronizing PLL that reduces the clock delay and skew within a device. This reduction minimizes clock-to-output and setup times while maintaining zero hold times. The ClockBoost circuitry, which provides a clock multiplier, allows the designer to enhance device area efficiency by sharing resources within the device. The ClockBoost circuitry allows the designer to distribute a low-speed clock and multiply that clock on-device. APEX 20KC devices include a high-speed clock tree; unlike ASICs, the user does not have to design and optimize the clock tree. The ClockLock and ClockBoost features work in conjunction with the APEX 20KC device's high-speed clock to provide significant improvements in system performance and bandwidth. APEX 20KC devices in -7 and -8 speed grades have PLLs and support the ClockLock and ClockBoost features.

The ClockLock and ClockBoost features in APEX 20KC devices are enabled through the Quartus II software. External devices are not required to use these features.

APEX 20KC ClockLock Feature

APEX 20KC devices include up to four PLLs, which can be used independently. Two PLLs are designed for either general-purpose use or LVDS use (on devices that support LVDS I/O pins). The remaining two PLLs are designed for general-purpose use. The EP20K200C devices have two PLLs; the EP20K400C and larger devices have four PLLs.

The following sections describe some of the features offered by the APEX 20KC PLLs.

External PLL Feedback

The ClockLock circuit's output can be driven off-chip to clock other devices in the system; further, the feedback loop of the PLL can be routed off-chip. This feature allows the designer to exercise fine control over the I/O interface between the APEX 20KC device and another high-speed device, such as SDRAM.

Clock Multiplication

The APEX 20KC ClockBoost circuit can multiply or divide clocks by a programmable number. The clock can be multiplied by $m/(n \times k)$, where m and k range from 2 to 160 and n ranges from 1 to 16. Clock multiplication and division can be used for time-domain multiplexing and other functions, which can reduce design LE requirements.

Clock Phase & Delay Adjustment

The APEX 20KC ClockShift feature allows the clock phase and delay to be adjusted. The clock phase can be adjusted by 90° steps. The clock delay can be adjusted to increase or decrease the clock delay by an arbitrary amount, up to one clock period.

LVDS Support

All APEX 20KC devices support differential LVDS buffers on the input and output clock signals that interface with external devices. This is controlled in the Quartus II software by assigning the clock pins with an LVDS I/O standard assignment.

Two high-speed PLLs are designed to support the LVDS interface. When using LVDS, the I/O clock runs at a slower rate than the data transfer rate. Thus, PLLs are used to multiply the I/O clock internally to capture the LVDS data. For example, an I/O clock may run at 105 MHz to support 840 Mbps LVDS data transfer. In this example, the PLL multiplies the incoming clock by eight to support the high-speed data transfer. You can use PLLs in EP20K400C and larger devices for high-speed LVDS interfacing.

Lock Signals

The APEX 20KC ClockLock circuitry supports individual LOCK signals. The LOCK signal drives high when the ClockLock circuit has locked onto the input clock. The LOCK signals are optional for each ClockLock circuit; when not used, they are I/O pins.

IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

All APEX 20KC devices provide JTAG BST circuitry that complies with the IEEE Std. 1149.1-1990 specification. JTAG boundary-scan testing can be performed before or after configuration, but not during configuration. APEX 20KC devices can also use the JTAG port for configuration with the Quartus II software or with hardware using either Jam Files (.jam) or Jam Byte-Code Files (.jbc). Finally, APEX 20KC devices use the JTAG port to monitor the logic operation of the device with the SignalTap embedded logic analyzer. APEX 20KC devices support the JTAG instructions shown in Table 13.

Table 13. APEX 20KC JTAG Instructions				
JTAG Instruction	Description			
SAMPLE/PRELOAD	Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern to be output at the device pins. Also used by the SignalTap embedded logic analyzer.			
EXTEST	Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins.			
BYPASS	Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through selected devices to adjacent devices during normal device operation.			
USERCODE	Selects the 32-bit USERCODE register and places it between the TDI and TDO pins, allowing the USERCODE to be serially shifted out of TDO.			
IDCODE	Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE to be serially shifted out of TDO.			
ICR Instructions	Used when configuring an APEX 20KC device via the JTAG port with a MasterBlaster [™] or ByteBlasterMV [™] download cable, or when using a Jam File or Jam Byte-Code File via an embedded processor.			
SignalTap Instructions	Monitors internal device operation with the SignalTap embedded logic analyzer.			

Table 34. 3.3-V AGP I/O Specifications								
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units		
V _{CCIO}	I/O supply voltage		3.15	3.3	3.45	V		
V _{REF}	Reference voltage		$0.39 \times V_{CCIO}$		$0.41 \times V_{CCIO}$	V		
V _{IH}	High-level input voltage		$0.5 imes V_{CCIO}$		V _{CCIO} + 0.5	V		
V _{IL}	Low-level input voltage				$0.3 \times V_{CCIO}$	V		
V _{OH}	High-level output voltage	I _{OUT} = -500 μA	$0.9 \times V_{CCIO}$		3.6	V		
V _{OL}	Low-level output voltage	l _{OUT} = 1,500 μA			$0.1 \times V_{CCIO}$	V		
lį	Input pin leakage current	$0 < V_{IN} < V_{CCIO}$	-10		10	μA		

Table 35. CTT I/O Specifications								
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units		
V _{CCIO}	I/O supply voltage		3.0	3.3	3.6	V		
V _{TT} /V _{REF} (3)	Termination and reference voltage		1.35	1.5	1.65	V		
V _{IH}	High-level input voltage		V _{REF} + 0.2			V		
V _{IL}	Low-level input voltage				V _{REF} – 0.2	V		
I _I	Input pin leakage current	$0 < V_{IN} < V_{CCIO}$	-10		10	μΑ		
V _{OH}	High-level output voltage	I _{OH} = -8 mA (1)	V _{REF} + 0.4			V		
V _{OL}	Low-level output voltage	I _{OL} = 8 mA <i>(2)</i>			V _{REF} – 0.4	V		
Io	Output leakage current (when output is high Z)	$GND \le V_{OUT} \le V_{CCIO}$	-10		10	μA		

Notes to Tables 21 through 35:

(1) The I_{OH} parameter refers to high-level output current.

(2) The I_{OL} parameter refers to low-level output current. This parameter applies to open-drain pins as well as output pins.

(3) V_{REF} specifies center point of switching range.

Figure 31 shows the output drive characteristics of APEX 20KC devices.



Figure 35. Synchronous Bidirectional Pin External Timing

Notes to Figure 35:

- The output enable and input registers are LE registers in the LAB adjacent to the (1)bidirectional pin. Use the "Output Enable Routing = Single-Pin" option in the Quartus II software to set the output enable register.
- Use the "Decrease Input Delay to Internal Cells = OFF" option in the Quartus II (2) software to set the LAB-adjacent input register. This maintains a zero hold time for LAB-adjacent registers while giving a fast, position-independent setup time. Set "Decrease Input Delay to Internal Cells = ON" and move the input register farther away from the bidirectional pin for a faster setup time with zero hold time. The exact position where zero hold occurs with the minimum setup time varies with device density and speed grade.

Tables 36 to 38 describes the f_{MAX} timing parameters shown in Figure 32. Table 39 describes the functional timing parameters.

Table 36. APEX 20KC f _{MAX} LE Timing Parameters				
Symbol	Parameter			
t _{SU}	LE register setup time before clock			
t _H	LE register hold time before clock			
t _{CO}	LE register clock-to-output delay			
t _{LUT}	LUT delay for data-in to data-out			

Table 37. APEX 20KC f _{MAX} ESB Timing Parameters					

Г

Symbol	Parameter
t _{ESBARC}	ESB asynchronous read cycle time
t _{ESBSRC}	ESB synchronous read cycle time
t _{ESBAWC}	ESB asynchronous write cycle time
t _{ESBSWC}	ESB synchronous write cycle time
t _{ESBWASU}	ESB write address setup time with respect to WE
t _{ESBWAH}	ESB write address hold time with respect to WE
t _{ESBWDSU}	ESB data setup time with respect to WE
t _{ESBWDH}	ESB data hold time with respect to WE
t _{ESBRASU}	ESB read address setup time with respect to RE
t _{ESBRAH}	ESB read address hold time with respect to RE
t _{ESBWESU}	ESB WE setup time before clock when using input register
t _{ESBDATASU}	ESB data setup time before clock when using input register
t _{ESBWADDRSU}	ESB write address setup time before clock when using input registers
t _{ESBRADDRSU}	ESB read address setup time before clock when using input registers
t _{ESBDATACO1}	ESB clock-to-output delay when using output registers
t _{ESBDATACO2}	ESB clock-to-output delay without output registers
t _{ESBDD}	ESB data-in to data-out delay for RAM mode
t _{PD}	ESB macrocell input to non-registered output
t _{PTERMSU}	ESB macrocell register setup time before clock
t _{PTERMCO}	ESB macrocell register clock-to-output delay

Table 38. APEX 20KC f_{MAX} Routing Delays

Symbol	Parameter					
t _{F1-4}	Fan-out delay estimate using local interconnect					
t _{F5-20}	Fan-out delay estimate using MegaLab interconnect					
t _{F20+}	Fan-out delay estimate using FastTrack interconnect					

Table 41. APEX 20KC External Bidirectional Timing Parameters Note (1)						
Symbol	Parameter	Condition				
t _{INSUBIDIR}	Setup time for bidirectional pins with global clock at LAB-adjacent input register					
t _{INHBIDIR}	Hold time for bidirectional pins with global clock at LAB-adjacent input register					
t _{OUTCOBIDIR}	Clock-to-output delay for bidirectional pins with global clock at IOE (2) register					
t _{XZBIDIR}	Synchronous output enable register to output buffer disable delay	(2)				
tZXBIDIR	Synchronous output enable register to output buffer enable delay	(2)				
^t INSUBIDIRPLL	Setup time for bidirectional pins with PLL clock at LAB-adjacent input register					
t _{INHBIDIRPLL}	Hold time for bidirectional pins with PLL clock at LAB-adjacent input register					
t _{OUTCOBIDIRPLL}	Clock-to-output delay for bidirectional pins with PLL clock at IOE register	(2)				
t _{XZBIDIRPLL}	Synchronous output enable register to output buffer disable delay with PLL	(2)				
t _{ZXBIDIRPLL}	Synchronous output enable register to output buffer enable delay with PLL	(2)				

Notes to Tables 40 and 41:

(1) These timing parameters are sample-tested only.

(2) For more information, refer to Table 43.

Tables 42 and 43 define the timing delays for each I/O standard. Some output standards require test load circuits for AC timing measurements as shown in Figures 36 through 38.

Table 42. APEX 20KC Selectable I/O Standard Input Adder Delays (Part 1 of 2) Note (1)					
Symbol	Parameter	Condition			
LVCMOS	Input adder delay for the LVCMOS I/O standard				
LVTTL	Input adder delay for the LVTTL I/O standard				
2.5 V	Input adder delay for the 2.5-V I/O standard				
1.8 V	Input adder delay for the 1.8-V I/O standard				
PCI	Input adder delay for the PCI I/O standard				
GTI+	Input adder delay for the GTL+ I/O standard				
SSTL-3 Class I	Input adder delay for the SSTL-3 Class I I/O standard				
SSTL-3 Class II	Input adder delay for the SSTL-3 Class II I/O standard				
SSTL-2 Class I	Input adder delay for the SSTL -2 Class I I/O standard				
SSTL-2 Class II	Input adder delay for the SSTL -2 Class II I/O standard				

Altera Corporation

Table 59. EP20K600C Minimum Pulse Width Timing Parameters							
Symbol	-7 Speed Grade		-8 Speed Grade		-9 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{CH}	1.33		1.66		2.00		ns
t _{CL}	1.33		1.66		2.00		ns
t _{CLRP}	0.20		0.20		0.20		ns
t _{PREP}	0.20		0.20		0.20		ns
t _{ESBCH}	1.33		1.66		2.00		ns
t _{ESBCL}	1.33		1.66		2.00		ns
t _{ESBWP}	1.05		1.28		1.44		ns
t _{ESBRP}	0.87		1.06		1.19		ns

Table 60. EP20K600C External Timing Parameters								
Symbol	-7 Spee	ed Grade	-8 Spee	ed Grade	-9 Speed Grade		Unit	
	Min	Max	Min	Max	Min	Max		
t _{INSU}	1.28		1.40		1.45		ns	
t _{INH}	0.00		0.00		0.00		ns	
t _{outco}	2.00	4.29	2.00	4.77	2.00	5.11	ns	
t _{INSUPLL}	0.80		0.91		-		ns	
	0.00		0.00		-		ns	
t _{OUTCOPLL}	0.50	2.37	0.50	2.63	-	-	ns	

Table 63. EP20K1000C f _{MAX} ESB Timing Microparameters								
Symbol	-7 Speed Grade		-8 Speed Grade		-9 Speed Grade		Unit	
	Min	Max	Min	Max	Min	Max	1	
t _{ESBARC}		1.48		1.57		1.65	ns	
t _{ESBSRC}		2.36		2.50		2.73	ns	
t _{ESBAWC}		2.93		3.46		3.86	ns	
t _{ESBSWC}		3.08		3.43		3.83	ns	
t _{ESBWASU}	0.51		0.50		0.52		ns	
t _{ESBWAH}	0.38		0.51		0.57		ns	
t _{ESBWDSU}	0.62		0.62		0.66		ns	
t _{ESBWDH}	0.38		0.51		0.57		ns	
t _{ESBRASU}	1.40		1.47		1.53		ns	
t _{ESBRAH}	0.00		0.07		0.18		ns	
t _{ESBWESU}	0.00		0.00		0.00		ns	
t _{ESBDATASU}	1.92		2.19		2.35		ns	
t _{ESBWADDRSU}	-0.20		-0.28		-0.32		ns	
t _{ESBRADDRSU}	0.00		-0.03		-0.05		ns	
t _{ESBDATACO1}		1.12		1.30		1.46	ns	
t _{ESBDATACO2}		2.11		2.53		2.84	ns	
t _{ESBDD}		2.56		2.96		3.30	ns	
t _{PD}		1.49		1.79		2.02	ns	
t _{PTERMSU}	0.61		0.69		0.77		ns	
t _{PTERMCO}		1.13		1.32		1.48	ns	

Table 64. EP20K1000C f _{MAX} Routing Delays									
Symbol	-7 Speed Grade		-8 Speed Grade		-9 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max			
t _{F1-4}		0.15		0.17		0.19	ns		
t _{F5-20}		1.13		1.31		1.50	ns		
t _{F20+}		2.30		2.71		3.19	ns		

Table 65. EP20K1000C Minimum Pulse Width Timing Parameters								
Symbol	-7 Speed Grade		-8 Speed Grade		-9 Speed Grade		Unit	
	Min	Max	Min	Max	Min	Max		
t _{CH}	1.33		1.66		2.00		ns	
t _{CL}	1.33		1.66		2.00		ns	
t _{CLRP}	0.20		0.20		0.20		ns	
t _{PREP}	0.20		0.20		0.20		ns	
t _{ESBCH}	1.33		1.66		2.00		ns	
t _{ESBCL}	1.33		1.66		2.00		ns	
t _{ESBWP}	1.04		1.26		1.41		ns	
t _{ESBRP}	0.87		1.05		1.18		ns	

Table 66. EP20K1000C External Timing Parameters								
Symbol	-7 Speed Grade		-8 Speed Grade		-9 Speed Grade		Unit	
	Min	Max	Min	Max	Min	Max		
t _{INSU}	1.14		1.14		1.11		ns	
t _{INH}	0.00		0.00		0.00		ns	
t _{оитсо}	2.00	4.63	2.00	5.26	2.00	5.69	ns	
t _{INSUPLL}	0.81		0.92		-		ns	
t _{INHPLL}	0.00		0.00		-		ns	
t _{OUTCOPLL}	0.50	2.32	0.50	2.55	-	-	ns	