

Welcome to **E-XFL.COM**

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	2432
Number of Logic Elements/Cells	24320
Total RAM Bits	311296
Number of I/O	488
Number of Gates	1537000
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	652-BGA
Supplier Device Package	652-BGA (45x45)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k600cb652c8

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 4. APEX 20KC FineLine BGA Package Options & I/O Count Notes (1), (2)								
Device 484 Pin 672 Pin 1,020 Pin								
EP20K200C	376							
EP20K400C		488 (3)						
EP20K600C		508 (3)	588					
EP20K1000C		508 (3)	708					

Notes to Tables 3 and 4:

- (1) I/O counts include dedicated input and clock pins.
- (2) APEX 20KC device package types include plastic quad flat pack (PQFP), 1.27-mm pitch ball-grid array (BGA), and 1.00-mm pitch FineLine BGATM packages.
- (3) This device uses a thermally enhanced package, which is taller than the regular package. Consult the Altera Device Package Information Data Sheet for detailed package size information.

Table 5. APEX 20KC QFP & BGA Package Sizes								
Feature 208-Pin PQFP 240-Pin PQFP 356-Pin BGA 652-Pin BG								
Pitch (mm)	0.50	0.50	1.27	1.27				
Area (mm ²)	924	1,218	1,225	2,025				
$Length \times Width \ (mm \times mm)$	30.4 × 30.4	34.9 × 34.9	35.0 × 35.0	45.0 × 45.0				

Table 6. APEX 20KC FineLine BGA Package Sizes							
Feature 484 Pin 672 Pin 1,020 Pin							
Pitch (mm)	1.00	1.00	1.00				
Area (mm ²)	529	729	1,089				
$Length \times Width (mm \times mm)$	23 × 23	27 × 27	33 × 33				

General Description

Similar to APEX 20K and APEX 20KE devices, APEX 20KC devices offer the MultiCore architecture, which combines the strengths of LUT-based and product-term-based devices with an enhanced memory structure. LUT-based logic provides optimized performance and efficiency for datapath, register-intensive, mathematical, or digital signal processing (DSP) designs. Product-term-based logic is optimized for complex combinatorial paths, such as complex state machines. LUT- and product-term-based logic combined with memory functions and a wide variety of MegaCore and AMPP functions make the APEX 20KC architecture uniquely suited for SOPC designs. Applications historically requiring a combination of LUT-, product-term-, and memory-based devices can now be integrated into one APEX 20KC device.

After an APEX 20KC device has been configured, it can be reconfigured in-circuit by resetting the device and loading new data. Real-time changes can be made during system operation, enabling innovative reconfigurable computing applications.

APEX 20KC devices are supported by the Altera Quartus II development system, a single, integrated package that offers HDL and schematic design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, SignalTap logic analysis, and device configuration. The Quartus II software runs on Windows-based PCs, Sun SPARCstations, and HP 9000 Series 700/800 workstations.


The Quartus II software provides NativeLink interfaces to other industry-standard PC- and UNIX workstation-based EDA tools. For example, designers can invoke the Quartus II software from within third-party design tools. Further, the Quartus II software contains built-in optimized synthesis libraries; synthesis tools can use these libraries to optimize designs for APEX 20KC devices. For example, the Synopsys Design Compiler library, supplied with the Quartus II development system, includes DesignWare functions optimized for the APEX 20KC architecture.

Functional Description

APEX 20KC devices incorporate LUT-based logic, product-term-based logic, and memory into one device on an all-copper technology process. Signal interconnections within APEX 20KC devices (as well as to and from device pins) are provided by the FastTrack interconnect—a series of fast, continuous row and column channels that run the entire length and width of the device.

Each I/O pin is fed by an I/O element (IOE) located at the end of each row and column of the FastTrack interconnect. Each IOE contains a bidirectional I/O buffer and a register that can be used as either an input or output register to feed input, output, or bidirectional signals. When used with a dedicated clock pin, these registers provide exceptional performance. IOEs provide a variety of features, such as 3.3-V, 64-bit, 66-MHz PCI compliance; JTAG BST support; slew-rate control; and tri-state buffers. APEX 20KC devices offer enhanced I/O support, including support for 1.8-V I/O, 2.5-V I/O, LVCMOS, LVTTL, LVPECL, 3.3-V PCI, PCI-X, LVDS, GTL+, SSTL-2, SSTL-3, HSTL, CTT, and 3.3-V AGP I/O standards.

Figure 5. APEX 20KC Logic Element



Each LE's programmable register can be configured for D, T, JK, or SR operation. The register's clock and clear control signals can be driven by global signals, general-purpose I/O pins, or any internal logic. For combinatorial functions, the register is bypassed and the output of the LUT drives the outputs of the LE.

Each LE has two outputs that drive the local, MegaLAB, or FastTrack interconnect routing structure. Each output can be driven independently by the LUT's or register's output. For example, the LUT can drive one output while the register drives the other output. This feature, called register packing, improves device utilization because the register and the LUT can be used for unrelated functions. The LE can also drive out registered and unregistered versions of the LUT output.

Normal Mode

The normal mode is suitable for general logic applications, combinatorial functions, or wide decoding functions that can take advantage of a cascade chain. In normal mode, four data inputs from the LAB local interconnect and the carry-in are inputs to a four-input LUT. The Quartus II Compiler automatically selects the carry-in or the DATA3 signal as one of the inputs to the LUT. The LUT output can be combined with the cascade-in signal to form a cascade chain through the cascade-out signal. LEs in normal mode support packed registers.

Arithmetic Mode

The arithmetic mode is ideal for implementing adders, accumulators, and comparators. An LE in arithmetic mode uses two 3-input LUTs. One LUT computes a three-input function; the other generates a carry output. As shown in Figure 8, the first LUT uses the carry-in signal and two data inputs from the LAB local interconnect to generate a combinatorial or registered output. For example, when implementing an adder, this output is the sum of three signals: DATA1, DATA2, and carry-in. The second LUT uses the same three signals to generate a carry-out signal, thereby creating a carry chain. The arithmetic mode also supports simultaneous use of the cascade chain. LEs in arithmetic mode can drive out registered and unregistered versions of the LUT output.

The Quartus II software implements parameterized functions that use the arithmetic mode automatically where appropriate; the designer does not need to specify how the carry chain will be used.

Counter Mode

The counter mode offers clock enable, counter enable, synchronous up/down control, synchronous clear, and synchronous load options. The counter enable and synchronous up/down control signals are generated from the data inputs of the LAB local interconnect. The synchronous clear and synchronous load options are LAB-wide signals that affect all registers in the LAB. Consequently, if any of the LEs in an LAB use the counter mode, other LEs in that LAB must be used as part of the same counter or be used for a combinatorial function. The Quartus II software automatically places any registers that are not used by the counter into other LABs.

The counter mode uses two 3-input LUTs: one generates the counter data, and the other generates the fast carry bit. A 2-to-1 multiplexer provides synchronous loading, and another AND gate provides synchronous clearing. If the cascade function is used by an LE in counter mode, the synchronous clear or load overrides any signal carried on the cascade chain. The synchronous clear overrides the synchronous load. LEs in arithmetic mode can drive out registered and unregistered versions of the LUT output.

Clear & Preset Logic Control

Logic for the register's clear and preset signals is controlled by LAB-wide signals. The LE directly supports an asynchronous clear function. The Quartus II Compiler can use a NOT-gate push-back technique to emulate an asynchronous preset or to emulate simultaneous preset and clear or asynchronous load. However, this technique uses three additional LEs per register. All emulation is performed automatically when the design is compiled. Registers that emulate simultaneous preset and load will enter an unknown state upon power-up or when the chip-wide reset is asserted.

In addition to the two clear and preset modes, APEX 20KC devices provide a chip-wide reset pin (DEV_CLRn) that resets all registers in the device. Use of this pin is controlled through an option in the Quartus II software that is set before compilation. The chip-wide reset overrides all other control signals. Registers using an asynchronous preset are preset when the chip-wide reset is asserted; this effect results from the inversion technique used to implement the asynchronous preset.

FastTrack Interconnect

In the APEX 20KC architecture, connections between LEs, ESBs, and I/O pins are provided by the FastTrack interconnect. The FastTrack interconnect is a series of continuous horizontal and vertical routing channels that traverse the device. This global routing structure provides predictable performance, even in complex designs. In contrast, the segmented routing in FPGAs requires switch matrices to connect a variable number of routing paths, increasing the delays between logic resources and reducing performance.

The FastTrack interconnect consists of row and column interconnect channels that span the entire device. The row interconnect routes signals throughout a row of MegaLAB structures; the column interconnect routes signals throughout a column of MegaLAB structures. When using the row and column interconnect, an LE, IOE, or ESB can drive any other LE, IOE, or ESB in a device. See Figure 9.

Select Vertical I/O Pins IOE IOE FastRow Interconnect IOE IOE FastRow Drive Local Interconnect Drives Local Interconnect Interconnect and FastRow in Two MegaLAB Structures Interconnect Local Interconnect LEs MegaLAB MegaLAB *LABs*

Figure 12. APEX 20KC FastRow Interconnect

Table 8 summarizes how various elements of the APEX 20KC architecture drive each other.

Dedicated Clocks Global Signals MegaLAB Interconnect 65 🕹 32 Macrocell Inputs (1 to 16) From To Row 16, Adjacent CLK[1..0] and Column LAB Interconnect 2 ENA[1..0] CLRN[1..0] Local Interconnect

Figure 13. Product-Term Logic in ESB

Macrocells

APEX 20KC macrocells can be configured individually for either sequential or combinatorial logic operation. The macrocell consists of three functional blocks: the logic array, the product-term select matrix, and the programmable register.

Combinatorial logic is implemented in the product terms. The product-term select matrix allocates these product terms for use as either primary logic inputs (to the OR and XOR gates) to implement combinatorial functions, or as parallel expanders to be used to increase the logic available to another macrocell. One product term can be inverted; the Quartus II software uses this feature to perform De Morgan's inversion for more efficient implementation of wide OR functions. The Quartus II Compiler can use a NOT-gate push-back technique to emulate an asynchronous preset. Figure 14 shows the APEX 20KC macrocell.

Input/Output Clock Mode

The input/output clock mode contains two clocks. One clock controls all registers for inputs into the ESB: data input, WE, RE, read address, and write address. The other clock controls the ESB data output registers. The ESB also supports clock enable and asynchronous clear signals; these signals also control the reading and writing of registers independently. Input/output clock mode is commonly used for applications where the reads and writes occur at the same system frequency, but require different clock enable signals for the input and output registers. Figure 21 shows the ESB in input/output clock mode.




Figure 21. ESB in Input/Output Clock Mode Note (1)

Note to Figure 21:

(1) All registers can be cleared asynchronously by ESB local interconnect signals, global signals, or the chip-wide reset.

Single-Port Mode

The APEX 20KC ESB also supports a single-port mode, which is used when simultaneous reads and writes are not required. See Figure 22.

Dedicated Inputs & Global Signals **Dedicated Clocks** RAM/ROM 128 × 16 256 × 8 512 × 4 data[] 1,024 × 2 D To MegaLAB, 2,048 × 1 FNA FastTrack & Data Out Local Interconnect ENA address[] Address FNA wren Write Enable outclken inclken ŀь Q Write ENA Pulse inclock Generator outclock

Figure 22. ESB in Single-Port Mode Note (1)


Note to Figure 22:

(1) All registers can be asynchronously cleared by ESB local interconnect signals, global signals, or the chip-wide reset.

Content-Addressable Memory

In APEX 20KC devices, the ESB can implement CAM. CAM can be thought of as the inverse of RAM. When read, RAM outputs the data for a given address. Conversely, CAM outputs an address for a given data word. For example, if the data FA12 is stored in address 14, the CAM outputs 14 when FA12 is driven into it.

Figure 25. APEX 20KC Bidirectional I/O Registers Notes (1), (2)



Advanced I/O Standard Support

APEX 20KC IOEs support the following I/O standards: LVTTL, LVCMOS, 1.8-V I/O, 2.5-V I/O, 3.3-V PCI, PCI-X, 3.3-V AGP, LVDS, LVPECL, GTL+, CTT, HSTL Class I, SSTL-3 Class I and II, and SSTL-2 Class I and II.



For more information on I/O standards supported by APEX 20KC devices, see *Application Note 117 (Using Selectable I/O Standards in Altera Devices)*.

The APEX 20KC device contains eight I/O banks. In QFP packages, the banks are linked to form four I/O banks. The I/O banks directly support all standards except LVDS and LVPECL. All I/O banks can support LVDS and LVPECL at up to 156 Mbps per channel with the addition of external resistors. In addition, one block within a bank contains circuitry to support high-speed True-LVDS and LVPECL inputs, and another block within a bank supports high-speed True-LVDS and LVPECL outputs. The LVDS blocks support all of the I/O standards. Each I/O bank has its own VCCIO pins. A single device can support 1.8-V, 2.5-V, and 3.3-V interfaces; each bank can support a different standard independently. Each bank can also use a separate V_{REF} level so that each bank can support any of the terminated standards (such as SSTL-3) independently. Within a bank, any one of the terminated standards can be supported. EP20K400C and larger APEX 20KC devices support the LVDS interface for data pins (EP20K200C devices support LVDS clock pins, but not data pins). EP20K400C and EP20K600C devices support LVDS for data pins at up to 840 Mbps per channel. EP20K1000C devices support LVDS on 16 channels at up to 750 Mbps.

Each bank can support multiple standards with the same VCCIO for output pins. Each bank can support one voltage-referenced I/O standard, but it can support multiple I/O standards with the same VCCIO voltage level. For example, when VCCIO is 3.3 V, a bank can support LVTTL, LVCMOS, 3.3-V PCI, and SSTL-3 for inputs and outputs.

When the LVDS banks are not used for the LVDS I/O standard, they support all of the other I/O standards. Figure 28 shows the arrangement of the APEX 20KC I/O banks.

Signals can be driven into APEX 20KC devices before and during power-up without damaging the device. In addition, APEX 20KC devices do not drive out during power-up. Once operating conditions are reached and the device is configured, APEX 20KC devices operate as specified by the user.

MultiVolt I/O Interface

The APEX architecture supports the MultiVolt I/O interface feature, which allows APEX devices in all packages to interface with systems of different supply voltages. The devices have one set of VCC pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).

APEX 20KC devices support the MultiVolt I/O interface feature. The APEX 20KC VCCINT pins must always be connected to a 1.8-V power supply. With a 1.8-V V_{CCINT} level, input pins are 1.8-V, 2.5-V, and 3.3-V tolerant. The VCCIO pins can be connected to either a 1.8-V, 2.5-V, or 3.3-V power supply, depending on the I/O standard requirements. When the VCCIO pins are connected to a 1.8-V power supply, the output levels are compatible with 1.8-V systems. When VCCIO pins are connected to a 2.5-V power supply, the output levels are compatible with 2.5-V systems. When VCCIO pins are connected to a 3.3-V power supply, the output high is 3.3 V and compatible with 3.3-V or 5.0-V systems. An APEX 20KC device is 5.0-V tolerant with the addition of a resistor and the PCI clamp diode enabled.



For more information on 5.0-V tolerance, refer to the "5.0-V Tolerance in APEX 20KE Devices White Paper," as the information found therein also applies to APEX 20KC devices.

Table 10 summarizes APEX 20KC MultiVolt I/O support.

Table 10. APEX 20KC MultiVolt I/O Support										
V _{CCIO} (V) Input Signals (V) Output Signals (V)										
	1.8	2.5	3.3	5.0	1.8	2.5	3.3	5.0		
1.8	✓	√ (1)	√ (1)		✓					
2.5		✓	√ (1)			✓				
3.3		✓	✓	√ (2)		√ (3)	✓	✓		

Notes to Table 10:

- The PCI clamping diode must be disabled to drive an input with voltages higher than V_{CCIO}, except for the 5.0-V input case.
- (2) An APEX 20KC device can be made 5.0-V tolerant with the addition of an external resistor and the PCI clamp diode enabled.
- (3) When $V_{CCIO} = 3.3 \text{ V}$, an APEX 20KC device can drive a 2.5-V device with 3.3-V tolerant inputs.

Table 12. Al	PEX 20KC Clock Input & Outpu	ut Parameters (Pa	rt 2 of 2)	Note (1)		
Symbol	Parameter	I/O Standard	-7 Spee	d Grade	-8 Spee	d Grade	Units
			Min	Max	Min	Max	
f _{CLOCK1_EXT}	Output clock frequency for	3.3-V LVTTL	(5)	(5)	(5)	(5)	MHz
	external clock1 output	2.5-V LVTTL	(5)	(5)	(5)	(5)	MHz
		1.8-V LVTTL	(5)	(5)	(5)	(5)	MHz
		GTL+	(5)	(5)	(5)	(5)	MHz
		SSTL-2 Class I	(5)	(5)	(5)	(5)	MHz
		SSTL-2 Class II	(5)	(5)	(5)	(5)	MHz
		SSTL-3 Class I	(5)	(5)	(5)	(5)	MHz
		SSTL-3 Class II	(5)	(5)	(5)	(5)	MHz
		LVDS	(5)	(5)	(5)	(5)	MHz
f_{IN}	Input clock frequency	3.3-V LVTTL	(5)	(5)	(5)	(5)	MHz
		2.5-V LVTTL	(5)	(5)	(5)	(5)	MHz
		1.8-V LVTTL	(5)	(5)	(5)	(5)	MHz
		GTL+	(5)	(5)	(5)	(5)	MHz
		SSTL-2 Class I	(5)	(5)	(5)	(5)	MHz
		SSTL-2 Class II	(5)	(5)	(5)	(5)	MHz
		SSTL-3 Class I	(5)	(5)	(5)	(5)	MHz
		SSTL-3 Class II	(5)	(5)	(5)	(5)	MHz
		LVDS	(5)	(5)	(5)	(5)	MHz

Notes to Tables 11 and 12:

- All input clock specifications must be met. The PLL may not lock onto an incoming clock if the clock specifications
 are not met, creating an erroneous clock within the device.
- (2) The maximum lock time is $40 \mu s$ or 2,000 input clock cycles, whichever occurs first.
- (3) Before configuration, the PLL circuits are disable and powered down. During configuration, the PLLs remain disabled. The PLLs begin to lock once the device is in the user mode. If the clock enable feature is used, lock begins once the CLKLK ENA pin goes high in user mode.
- (4) The PLL VCO operating range is 200 MHz $\leq f_{VCO} \leq$ 840 MHz for LVDS mode.
- (5) Contact Altera Applications for information on these parameters.

SignalTap Embedded Logic Analyzer

APEX 20KC devices include device enhancements to support the SignalTap embedded logic analyzer. By including this circuitry, the APEX 20KC device provides the ability to monitor design operation over a period of time through the IEEE Std. 1149.1 (JTAG) circuitry; a designer can analyze internal logic at speed without bringing internal signals to the I/O pins. This feature is particularly important for advanced packages such as FineLine BGA packages because adding a connection to a pin during the debugging process can be difficult after a board is designed and manufactured.

Table 22. LV	/CMOS I/O Specification	ons			
Symbol	Parameter	Conditions	Minimum	Maximum	Units
V _{CCIO}	Power supply voltage range		3.0	3.6	V
V _{IH}	High-level input voltage		2.0	V _{CCIO} + 0.3	V
V _{IL}	Low-level input voltage		-0.3	0.8	V
lį	Input pin leakage current	V _{IN} = 0 V or 3.3 V	-10	10	μА
V _{OH}	High-level output voltage	$V_{CCIO} = 3.0 \text{ V}$ $I_{OH} = -0.1 \text{ mA } (1)$	V _{CCIO} - 0.2		V
V _{OL}	Low-level output voltage	V _{CCIO} = 3.0 V I _{OL} = 0.1 mA (2)		0.2	V

1 au 16 25. 2.	5-V I/O Specifications	T		T	1
Symbol	Parameter	Conditions	Minimum	Maximum	Units
V _{CCIO}	Output supply voltage		2.375	2.625	V
V _{IH}	High-level input voltage		1.7	V _{CCIO} + 0.3	V
V _{IL}	Low-level input voltage		-0.3	0.8	V
I _I	Input pin leakage current	V _{IN} = 0 V or 3.3 V	-10	10	μА
V _{OH}	High-level output	$I_{OH} = -0.1 \text{ mA } (1)$	2.1		V
	voltage	$I_{OH} = -1 \text{ mA } (1)$	2.0		V
		$I_{OH} = -2 \text{ mA } (1)$	1.7		V
V _{OL}	Low-level output	I _{OL} = 0.1 mA (2)		0.2	V
	voltage	I _{OL} = 1 mA (2)		0.4	V
ı		I _{OL} = 2 mA (2)		0.7	V

Timing Model

The high-performance FastTrack and MegaLAB interconnect routing resources ensure predictable performance, accurate simulation, and accurate timing analysis. This predictable performance contrasts with that of FPGAs, which use a segmented connection scheme and therefore have unpredictable performance.

Figure 32 shows the f_{MAX} timing model for APEX 20KC devices.


^tsu Routing Delay t_H t_{F1-4} ^tco ^t F5—20 t LUT ^t F20+ ESB t_{ESBARC} t_{ESBSRC} ^tESBAWC ^tESBSWC ^tESBWASU ^tESBWDSU ESBSRASU ^tESBWESU ESBDATASU ^tESBWADDRSU ESBRADDRSU ESBDATACO1 ESBDATACO2 ESBDD ^tPD ^tPTERMSU ^tPTERMCO

Figure 32. f_{MAX} Timing Model

Figures 33 and 34 show the asynchronous and synchronous timingwaveforms, respectively, for the ESB macroparameters in Table 37.

Figure 34. ESB Synchronous Timing Waveforms

ESB Synchronous Read



ESB Synchronous Write (ESB Output Registers Used)




Figure 35 shows the timing model for bidirectional I/O pin timing.

Tables 44 through 67 show the f_{MAX} and external timing parameters for EPC20K200C, EP20K400C, EP20K600C, and EP20K1000C devices.

Table 44. EP20K200C f _{MAX} LE Timing Microparameters									
Symbol	-7 Spee	-7 Speed Grade		d Grade	-9 Spee	-9 Speed Grade			
	Min	Max	Min	Max	Min	Max			
t_{SU}	0.01		0.01		0.01		ns		
t _H	0.10		0.10		0.10		ns		
t_{CO}		0.27		0.30		0.32	ns		
t_{LUT}		0.65		0.78		0.92	ns		

Symbol	-7 Spee	d Grade	-8 Spee	d Grade	-9 Spee	d Grade	Unit
	Min	Max	Min	Max	Min	Max	
t _{ESBARC}		1.30		1.51		1.69	ns
t _{ESBSRC}		2.35		2.49		2.72	ns
t _{ESBAWC}		2.92		3.46		3.86	ns
t _{ESBSWC}		3.05		3.44		3.85	ns
t _{ESBWASU}	0.45		0.50		0.54		ns
t _{ESBWAH}	0.44		0.50		0.55		ns
t _{ESBWDSU}	0.57		0.63		0.68		ns
t _{ESBWDH}	0.44		0.50		0.55		ns
t _{ESBRASU}	1.25		1.43		1.56		ns
t _{ESBRAH}	0.00		0.03		0.11		ns
t _{ESBWESU}	0.00		0.00		0.00		ns
t _{ESBDATASU}	2.01		2.27		2.45		ns
t _{ESBWADDRSU}	-0.20		-0.24		-0.28		ns
t _{ESBRADDRSU}	0.02		0.00		-0.02		ns
t _{ESBDATACO1}		1.09		1.28		1.43	ns
t _{ESBDATACO2}		2.10		2.52		2.82	ns
t _{ESBDD}		2.50		2.97		3.32	ns
t_{PD}		1.48		1.78		2.00	ns
t _{PTERMSU}	0.58		0.72		0.81		ns
t _{PTERMCO}		1.10		1.29		1.45	ns

Table 51. EP20K400C f _{MAX} ESB Timing Parameters								
Symbol	-7 Spee	d Grade	-8 Spee	d Grade	-9 Spee	Unit		
	Min	Max	Min	Max	Min	Max		
t _{ESBARC}		1.30		1.51		1.69	ns	
t _{ESBSRC}		2.35		2.49		2.72	ns	
t _{ESBAWC}		2.92		3.46		3.86	ns	
t _{ESBSWC}		3.05		3.44		3.85	ns	
t _{ESBWASU}	0.45		0.50		0.54		ns	
t _{ESBWAH}	0.44		0.50		0.55		ns	
t _{ESBWDSU}	0.57		0.63		0.68		ns	
t _{ESBWDH}	0.44		0.50		0.55		ns	
t _{ESBRASU}	1.25		1.43		1.56		ns	
t _{ESBRAH}	0.00		0.03		0.11		ns	
t _{ESBWESU}	0.00		0.00		0.00		ns	
t _{ESBDATASU}	2.01		2.27		2.45		ns	
t _{ESBWADDRSU}	-0.20		-0.24		-0.28		ns	
t _{ESBRADDRSU}	0.02		0.00		-0.02		ns	
t _{ESBDATACO1}		1.09		1.28		1.43	ns	
t _{ESBDATACO2}		2.10		2.52		2.82	ns	
t _{ESBDD}		2.50		2.97		3.32	ns	
t_{PD}		1.48		1.78		2.00	ns	
t _{PTERMSU}	0.58		0.72		0.81		ns	
t _{PTERMCO}		1.10		1.29		1.45	ns	

Table 52. EP20K400C f _{MAX} Routing Delays									
Symbol	-7 Spec	-7 Speed Grade		ed Grade	-9 Spee	d Grade	Unit		
	Min	Max	Min	Max	Min	Max			
t _{F1-4}		0.15		0.17		0.19	ns		
t _{F5-20}		0.94		1.06		1.25	ns		
t _{F20+}		1.73		1.96		2.30	ns		



101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Applications Hotline: (800) 800-EPLD Customer Marketing: (408) 544-7104 Literature Services: lit_req@altera.com

Copyright © 2002 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, mask work rights, and copyrights. Altera warrants performance of its semiconductor products

to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

