
# E·XFL

# Altera - EP20K600CF672C8 Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details


Details	
Product Status	Active
Number of LABs/CLBs	2432
Number of Logic Elements/Cells	24320
Total RAM Bits	311296
Number of I/O	508
Number of Gates	1537000
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	672-BGA
Supplier Device Package	672-FBGA (27x27)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=ep20k600cf672c8

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

and More Features	<ul> <li>Low-power operation design</li> <li>1.8-V supply voltage (see Table</li> <li>Copper interconnect reduces point</li> </ul>							
	<ul> <li>MultiVolt<sup>™</sup> I/O support for 1.3</li> </ul>							
	<ul> <li>ESBs offering programmable p</li> </ul>							
	<ul> <li>Flexible clock management circuitry</li> </ul>							
	loops (PLLs)	1 1						
	<ul> <li>Built-in low-skew clock tree</li> </ul>							
	<ul> <li>Up to eight global clock signals</li> </ul>	5						
	<ul> <li>ClockLock<sup>™</sup> feature reducing of</li> </ul>	clock delay and skew						
	<ul> <li>ClockBoost<sup>™</sup> feature providing division</li> </ul>	g clock multiplication and						
		programmable clock phase and						
	delay shifting							
	Powerful I/O features							
	<ul> <li>Compliant with peripheral com</li> <li>Instance (DCL SIC) DCL</li> </ul>							
	Interest Group (PCI SIG) PCI L Revision 2.2 for 3.3-V operation	at 33 or 66 MHz and 32 or 64 bits						
	<ul> <li>Support for high-speed externa</li> </ul>							
	synchronous dynamic RAM (S							
	(SRAM)							
	- 16 input and 16 output LVDS c	hannels at 840 megabits per						
	second (Mbps)							
	<ul> <li>Direct connection from I/O pins to local interconnect providing fast t<sub>CO</sub> and t<sub>SU</sub> times for complex logic</li> </ul>							
	<ul> <li>MultiVolt I/O support for 1.8-V</li> </ul>							
	<ul> <li>Programmable clamp to V<sub>CCIO</sub></li> </ul>							
	<ul> <li>Individual tri-state output enab</li> </ul>							
	<ul> <li>Programmable output slew-rat noise</li> </ul>							
	<ul> <li>Support for advanced I/O stan</li> </ul>	dards, including low-voltage						
	differential signaling (LVDS), L							
	SSTL-3 and SSTL-2, GTL+, and	HSTL Class I						
	<ul> <li>Supports hot-socketing operation</li> </ul>							
	<ul> <li>Pull-up on I/O pins before and</li> </ul>	during configuration						
	Table 2. APEX 20KC Supply Voltages							
	Feature	Voltage						
	Internal supply voltage (V <sub>CCINT</sub> )	1.8 V						
	MultiVolt I/O interface voltage levels (V <sub>CCIO</sub> )	1.8 V, 2.5 V, 3.3 V, 5.0 V (1)						
	Note to Table 2: (1) APEX 20KC devices can be 5.0-V tolerant b	by using an external resistor.						

#### Figure 3. LAB Structure



Each LAB contains dedicated logic for driving control signals to its LEs and ESBs. The control signals include clock, clock enable, asynchronous clear, asynchronous preset, asynchronous load, synchronous clear, and synchronous load signals. A maximum of six control signals can be used at a time. Although synchronous load and clear signals are generally used when implementing counters, they can also be used with other functions.

Each LAB can use two clocks and two clock enable signals. Each LAB's clock and clock enable signals are linked (e.g., any LE in a particular LAB using CLK1 will also use CLKENA1). LEs with the same clock but different clock enable signals either use both clock signals in one LAB or are placed into separate LABs.

If both the rising and falling edges of a clock are used in a LAB, both LABwide clock signals are used.




Figure 6. APEX 20KC Carry Chain

The counter mode uses two 3-input LUTs: one generates the counter data, and the other generates the fast carry bit. A 2-to-1 multiplexer provides synchronous loading, and another AND gate provides synchronous clearing. If the cascade function is used by an LE in counter mode, the synchronous clear or load overrides any signal carried on the cascade chain. The synchronous clear overrides the synchronous load. LEs in arithmetic mode can drive out registered and unregistered versions of the LUT output.

#### Clear & Preset Logic Control

Logic for the register's clear and preset signals is controlled by LAB-wide signals. The LE directly supports an asynchronous clear function. The Quartus II Compiler can use a NOT-gate push-back technique to emulate an asynchronous preset or to emulate simultaneous preset and clear or asynchronous load. However, this technique uses three additional LEs per register. All emulation is performed automatically when the design is compiled. Registers that emulate simultaneous preset and load will enter an unknown state upon power-up or when the chip-wide reset is asserted.

In addition to the two clear and preset modes, APEX 20KC devices provide a chip-wide reset pin (DEV\_CLRn) that resets all registers in the device. Use of this pin is controlled through an option in the Quartus II software that is set before compilation. The chip-wide reset overrides all other control signals. Registers using an asynchronous preset are preset when the chip-wide reset is asserted; this effect results from the inversion technique used to implement the asynchronous preset.

## FastTrack Interconnect

In the APEX 20KC architecture, connections between LEs, ESBs, and I/O pins are provided by the FastTrack interconnect. The FastTrack interconnect is a series of continuous horizontal and vertical routing channels that traverse the device. This global routing structure provides predictable performance, even in complex designs. In contrast, the segmented routing in FPGAs requires switch matrices to connect a variable number of routing paths, increasing the delays between logic resources and reducing performance.

The FastTrack interconnect consists of row and column interconnect channels that span the entire device. The row interconnect routes signals throughout a row of MegaLAB structures; the column interconnect routes signals throughout a column of MegaLAB structures. When using the row and column interconnect, an LE, IOE, or ESB can drive any other LE, IOE, or ESB in a device. See Figure 9.

Figure 11 shows the intersection of a row and column interconnect, and how these forms of interconnects and LEs drive each other.




Figure 11. Driving the FastTrack Interconnect

APEX 20KC devices include an enhanced interconnect structure for faster routing of input signals with high fan-out. Column I/O pins can drive the FastRow<sup>TM</sup> interconnect, which routes signals directly into the local interconnect without having to drive through the MegaLAB interconnect. The FastRow lines traverse two MegaLAB structures. Also, these pins can drive the local interconnect directly for fast setup times. On EP20K400C and larger devices, the FastRow interconnect drives the two MegaLAB structures in the top left corner, the two MegaLAB structures in the two right corner, the two MegaLAB structures in the bottom left corner, and the two MegaLAB structures in the bottom right corner. On EP20K200C and smaller devices, FastRow interconnect drives the two MegaLAB structures on the top and the two MegaLAB structures on the bottom of the device. On all devices, the FastRow interconnect drives all local interconnect in the appropriate MegaLAB structures except the end local interconnect on the side of the MegaLAB opposite the ESB. Pins using the FastRow interconnect achieve a faster set-up time, as the signal does not need to use a MegaLAB interconnect line to reach the destination LE. Figure 12 shows the FastRow interconnect.

ESBs can implement synchronous RAM, which is easier to use than asynchronous RAM. A circuit using asynchronous RAM must generate the RAM write enable (WE) signal, while ensuring that its data and address signals meet setup and hold time specifications relative to the WE signal. In contrast, the ESB's synchronous RAM generates its own WE signal and is self-timed with respect to the global clock. Circuits using the ESB's selftimed RAM must only meet the setup and hold time specifications of the global clock.


ESB inputs are driven by the adjacent local interconnect, which in turn can be driven by the FastTrack or MegaLAB interconnect. Because the ESB can be driven by the local interconnect, an adjacent LE can drive it directly for fast memory access. ESB outputs drive the FastTrack and MegaLAB interconnects. In addition, ten ESB outputs, nine of which are unique output lines, drive the local interconnect for fast connection to adjacent LEs or for fast feedback product-term logic.

When implementing memory, each ESB can be configured in any of the following sizes:  $128 \times 16$ ,  $256 \times 8$ ,  $512 \times 4$ ,  $1,024 \times 2$ , or  $2,048 \times 1$ . By combining multiple ESBs, the Quartus II software implements larger memory blocks automatically. For example, two  $128 \times 16$  RAM blocks can be combined to form a  $128 \times 32$  RAM block, and two  $512 \times 4$  RAM blocks can be combined to form a  $512 \times 8$  RAM block. Memory performance does not degrade for memory blocks up to 2,048 words deep. Each ESB can implement a 2,048-word-deep memory; the ESBs are used in parallel, eliminating the need for any external control logic and its associated delays.

To create a high-speed memory block that is more than 2,048 words deep, ESBs drive tri-state lines. Each tri-state line connects all ESBs in a column of MegaLAB structures, and drives the MegaLAB interconnect and row and column FastTrack interconnect throughout the column. Each ESB incorporates a programmable decoder to activate the tri-state driver appropriately. For instance, to implement 8,192-word-deep memory, four ESBs are used. Eleven address lines drive the ESB memory, and two more drive the tri-state decoder. Depending on which 2,048-word memory page is selected, the appropriate ESB driver is turned on, driving the output to the tri-state line. The Quartus II software automatically combines ESBs with tri-state lines to form deeper memory blocks. The internal tri-state control logic is designed to avoid internal contention and floating lines. See Figure 18.

# **Single-Port Mode**

The APEX 20KC ESB also supports a single-port mode, which is used when simultaneous reads and writes are not required. See Figure 22.




#### Note toFigure 22:

(1) All registers can be asynchronously cleared by ESB local interconnect signals, global signals, or the chip-wide reset.

# **Content-Addressable Memory**

In APEX 20KC devices, the ESB can implement CAM. CAM can be thought of as the inverse of RAM. When read, RAM outputs the data for a given address. Conversely, CAM outputs an address for a given data word. For example, if the data FA12 is stored in address 14, the CAM outputs 14 when FA12 is driven into it.



#### Figure 23. APEX 20KC CAM Block Diagram

CAM can be used in any application requiring high-speed searches, such as networking, communications, data compression, and cache management.

The APEX 20KC on-chip CAM provides faster system performance than traditional discrete CAM. Integrating CAM and logic into the APEX 20KC device eliminates off-chip and on-chip delays, improving system performance.

When in CAM mode, the ESB implements 32-word, 32-bit CAM. Wider or deeper CAM can be implemented by combining multiple CAMs with some ancillary logic implemented in LEs. The Quartus II software combines ESBs and LEs automatically to create larger CAMs.

CAM supports writing "don't care" bits into words of the memory. The "don't care" bit can be used as a mask for CAM comparisons; any bit set to "don't care" has no effect on matches.

The output of the CAM can be encoded or unencoded. When encoded, the ESB outputs an encoded address of the data's location. For instance, if the data is located in address 12, the ESB output is 12. When unencoded, the ESB uses its 16 outputs to show the location of the data over two clock cycles. In this case, if the data is located in address 12, the 12th output line goes high. When using unencoded outputs, two clock cycles are required to read the output because a 16-bit output bus is used to show the status of 32 words.

The encoded output is better suited for designs that ensure duplicate data is not written into the CAM. If duplicate data is written into two locations, the CAM's output will be incorrect. If the CAM may contain duplicate data, the unencoded output is a better solution; CAM with unencoded outputs can distinguish multiple data locations.

CAM can be pre-loaded with data during configuration, or it can be written during system operation. In most cases, two clock cycles are required to write each word into CAM. When "don't care" bits are used, a third clock cycle is required. APEX 20KC devices include an enhanced IOE, which drives the FastRow interconnect. The FastRow interconnect connects a column I/O pin directly to the LAB local interconnect within two MegaLAB structures. This feature provides fast setup times for pins that drive high fan-outs with complex logic, such as PCI designs. For fast bidirectional I/O timing, LE registers using local routing can improve setup times and OE timing. The APEX 20KC IOE also includes direct support for open-drain operation, giving faster clock-to-output for open-drain signals. Some programmable delays in the APEX 20KC IOE offer multiple levels of delay to fine-tune setup and hold time requirements. The Quartus II Compiler sets these delays by default to minimize setup time while providing a zero hold time.

The Quartus II Compiler uses the programmable inversion option to invert signals from the row and column interconnect automatically where appropriate. Because the APEX 20KC IOE offers one output enable per pin, the Quartus II Compiler can emulate open-drain operation efficiently.


The APEX 20KC IOE includes programmable delays that can be activated to ensure zero hold times, minimum clock-to-output times, input IOE register-to-core register transfers, or core-to-output IOE register transfers. A path in which a pin directly drives a register may require the delay to ensure zero hold time, whereas a path in which a pin drives a register through combinatorial logic may not require the delay.

Table 9 describes the APEX 20KC programmable delays and their logic options in the Quartus II software.

Table 9. APEX 20KC Programmable Delay Chains						
Programmable Delay	Quartus II Logic Option					
Input pin to core delay	Decrease input delay to internal cells					
Input pin to input register delay	Decrease input delay to input registers					
Core to output register delay	Decrease input delay to output register					
Output register t <sub>CO</sub> delay	Increase delay to output pin					
Clock enable delay	Increase clock enable delay					

The Quartus II Compiler can program these delays automatically to minimize setup time while providing a zero hold time.

# Figure 25. APEX 20KC Bidirectional I/O Registers Notes (1), (2)



Notes to Figure 25:

- (1) This programmable delay has four settings: off and three levels of delay.
- (2) The output enable and input registers are LE registers in the LAB adjacent to the bidirectional pin.

Each IOE drives a row, column, MegaLAB, or local interconnect when used as an input or bidirectional pin. A row IOE can drive a local, MegaLAB, row, and column interconnect; a column IOE can drive the column interconnect. Figure 26 shows how a row IOE connects to the interconnect.




Figure 26. Row IOE Connection to the Interconnect

Open-drain output pins on APEX 20KC devices (with a series resistor and a pull-up resistor to the 5.0-V supply) can drive 5.0-V CMOS input pins that require a  $V_{IH}$  of 3.5 V. When the pin is inactive, the trace will be pulled up to 5.0 V by the resistor. The open-drain pin will only drive low or tristate; it will never drive high. The rise time is dependent on the value of the pull-up resistor and load impedance. The  $I_{OL}$  current specification should be considered when selecting a pull-up resistor.

# ClockLock & ClockBoost Features

APEX 20KC devices support the ClockLock and ClockBoost clock management features, which are implemented with PLLs. The ClockLock circuitry uses a synchronizing PLL that reduces the clock delay and skew within a device. This reduction minimizes clock-to-output and setup times while maintaining zero hold times. The ClockBoost circuitry, which provides a clock multiplier, allows the designer to enhance device area efficiency by sharing resources within the device. The ClockBoost circuitry allows the designer to distribute a low-speed clock and multiply that clock on-device. APEX 20KC devices include a high-speed clock tree; unlike ASICs, the user does not have to design and optimize the clock tree. The ClockLock and ClockBoost features work in conjunction with the APEX 20KC device's high-speed clock to provide significant improvements in system performance and bandwidth. APEX 20KC devices in -7 and -8 speed grades have PLLs and support the ClockLock and ClockBoost features.

The ClockLock and ClockBoost features in APEX 20KC devices are enabled through the Quartus II software. External devices are not required to use these features.

# **APEX 20KC ClockLock Feature**

APEX 20KC devices include up to four PLLs, which can be used independently. Two PLLs are designed for either general-purpose use or LVDS use (on devices that support LVDS I/O pins). The remaining two PLLs are designed for general-purpose use. The EP20K200C devices have two PLLs; the EP20K400C and larger devices have four PLLs.

The following sections describe some of the features offered by the APEX 20KC PLLs.

## External PLL Feedback

The ClockLock circuit's output can be driven off-chip to clock other devices in the system; further, the feedback loop of the PLL can be routed off-chip. This feature allows the designer to exercise fine control over the I/O interface between the APEX 20KC device and another high-speed device, such as SDRAM.

Table 32. SS	STL-3 Class II Specifica	tions				
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
V <sub>CCIO</sub>	I/O supply voltage		3.0	3.3	3.6	V
V <sub>TT</sub>	Termination voltage		V <sub>REF</sub> - 0.05	V <sub>REF</sub>	V <sub>REF</sub> + 0.05	V
V <sub>REF</sub>	Reference voltage		1.3	1.5	1.7	V
V <sub>IH</sub>	High-level input voltage		V <sub>REF</sub> + 0.2		V <sub>CCIO</sub> + 0.3	V
V <sub>IL</sub>	Low-level input voltage		-0.3		V <sub>REF</sub> – 0.2	V
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -16 mA <i>(1)</i>	V <sub>TT</sub> + 0.8			V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 16 mA <i>(2)</i>			V <sub>TT</sub> – 0.8	V

Table 33. HSTL Class   1/0 Specifications							
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units	
V <sub>CCIO</sub>	I/O supply voltage		1.71	1.8	1.89	V	
V <sub>TT</sub>	Termination voltage		V <sub>REF</sub> – 0.05	V <sub>REF</sub>	V <sub>REF</sub> + 0.05	V	
V <sub>REF</sub>	Reference voltage		0.68	0.75	0.90	V	
V <sub>IH</sub>	High-level input voltage		V <sub>REF</sub> + 0.1		$V_{CCIO} + 0.3$	V	
V <sub>IL</sub>	Low-level input voltage		-0.3		V <sub>REF</sub> – 0.1	V	
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -8 mA (1)	V <sub>CCIO</sub> - 0.4			V	
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 8 mA <i>(2)</i>			0.4	V	

#### **Altera Corporation**

Table 34. 3.	Table 34. 3.3-V AGP I/O Specifications									
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units				
V <sub>CCIO</sub>	I/O supply voltage		3.15	3.3	3.45	V				
V <sub>REF</sub>	Reference voltage		$0.39 \times V_{CCIO}$		$0.41 \times V_{CCIO}$	V				
V <sub>IH</sub>	High-level input voltage		$0.5 \times V_{CCIO}$		$V_{CCIO} + 0.5$	V				
V <sub>IL</sub>	Low-level input voltage				$0.3  imes V_{CCIO}$	V				
V <sub>OH</sub>	High-level output voltage	I <sub>OUT</sub> = -500 μA	$0.9  imes V_{CCIO}$		3.6	V				
V <sub>OL</sub>	Low-level output voltage	l <sub>OUT</sub> = 1,500 μA			$0.1 \times V_{CCIO}$	V				
I <sub>I</sub>	Input pin leakage current	$0 < V_{IN} < V_{CCIO}$	-10		10	μA				

Table 35. CT	T I/O Specifications					
Symbol	Symbol Parameter Cond		Minimum	Typical	Maximum	Units
V <sub>CCIO</sub>	I/O supply voltage		3.0	3.3	3.6	V
V <sub>TT</sub> /V <sub>REF</sub> (3)	Termination and reference voltage		1.35	1.5	1.65	V
V <sub>IH</sub>	High-level input voltage		V <sub>REF</sub> + 0.2			V
V <sub>IL</sub>	Low-level input voltage				V <sub>REF</sub> – 0.2	V
I	Input pin leakage current	$0 < V_{IN} < V_{CCIO}$	-10		10	μA
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -8 mA (1)	V <sub>REF</sub> + 0.4			V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 8 mA <i>(2)</i>			V <sub>REF</sub> – 0.4	V
Ι <sub>Ο</sub>	Output leakage current (when output is high Z)	$GND \leq V_{OUT} \leq V_{CCIO}$	-10		10	μA

Notes to Tables 21 through 35:

(1) The I<sub>OH</sub> parameter refers to high-level output current.

(2) The I<sub>OL</sub> parameter refers to low-level output current. This parameter applies to open-drain pins as well as output pins.


(3)  $V_{\text{REF}}$  specifies center point of switching range.

Figure 31 shows the output drive characteristics of APEX 20KC devices.

# **Timing Model**

The high-performance FastTrack and MegaLAB interconnect routing resources ensure predictable performance, accurate simulation, and accurate timing analysis. This predictable performance contrasts with that of FPGAs, which use a segmented connection scheme and therefore have unpredictable performance.


Figure 32 shows the  $f_{MAX}$  timing model for APEX 20KC devices.





Figures 33 and 34 show the asynchronous and synchronous timingwaveforms, respectively, for the ESB macroparameters in Table 37.

## Figure 33. ESB Asynchronous Timing Waveforms



Tables 44 through 67 show the  $f_{MAX}$  and external timing parameters for EPC20K200C, EP20K400C, EP20K600C, and EP20K1000C devices.

Symbol	-7 Spee	d Grade	-8 Spee	d Grade	-9 Spee	ed Grade	Unit
	Min	Мах	Min	Max	Min	Мах	1
t <sub>SU</sub>	0.01		0.01		0.01		ns
t <sub>H</sub>	0.10		0.10		0.10		ns
t <sub>CO</sub>		0.27		0.30		0.32	ns
t <sub>LUT</sub>		0.65		0.78		0.92	ns

Symbol	-7 Speed Grade		-8 Spee	-8 Speed Grade		-9 Speed Grade		
	Min	Max	Min	Max	Min	Max	_	
t <sub>ESBARC</sub>		1.30		1.51		1.69	ns	
t <sub>ESBSRC</sub>		2.35		2.49		2.72	ns	
t <sub>ESBAWC</sub>		2.92		3.46		3.86	ns	
t <sub>ESBSWC</sub>		3.05		3.44		3.85	ns	
t <sub>ESBWASU</sub>	0.45		0.50		0.54		ns	
t <sub>ESBWAH</sub>	0.44		0.50		0.55		ns	
t <sub>ESBWDSU</sub>	0.57		0.63		0.68		ns	
t <sub>ESBWDH</sub>	0.44		0.50		0.55		ns	
t <sub>ESBRASU</sub>	1.25		1.43		1.56		ns	
t <sub>ESBRAH</sub>	0.00		0.03		0.11		ns	
t <sub>ESBWESU</sub>	0.00		0.00		0.00		ns	
t <sub>ESBDATASU</sub>	2.01		2.27		2.45		ns	
t <sub>ESBWADDRSU</sub>	-0.20		-0.24		-0.28		ns	
t <sub>ESBRADDRSU</sub>	0.02		0.00		-0.02		ns	
t <sub>ESBDATACO1</sub>		1.09		1.28		1.43	ns	
t <sub>ESBDATACO2</sub>		2.10		2.52		2.82	ns	
t <sub>ESBDD</sub>		2.50		2.97		3.32	ns	
t <sub>PD</sub>		1.48		1.78		2.00	ns	
t <sub>PTERMSU</sub>	0.58		0.72		0.81		ns	
t <sub>PTERMCO</sub>		1.10		1.29		1.45	ns	

٦

Г

Table 57. EP20K6	OOC f <sub>max</sub> esb t	Timing Paran	neters				
Symbol	-7 Spee	-7 Speed Grade		-8 Speed Grade		-9 Speed Grade	
	Min	Max	Min	Max	Min	Мах	
t <sub>ESBARC</sub>		1.30		1.51		1.69	ns
t <sub>ESBSRC</sub>		2.35		2.49		2.72	ns
t <sub>ESBAWC</sub>		2.92		3.46		3.86	ns
t <sub>ESBSWC</sub>		3.05		3.44		3.85	ns
t <sub>ESBWASU</sub>	0.45		0.50		0.54		ns
t <sub>ESBWAH</sub>	0.44		0.50		0.55		ns
t <sub>ESBWDSU</sub>	0.57		0.63		0.68		ns
t <sub>ESBWDH</sub>	0.44		0.50		0.55		ns
t <sub>ESBRASU</sub>	1.25		1.43		1.56		ns
t <sub>ESBRAH</sub>	0.00		0.03		0.11		ns
t <sub>ESBWESU</sub>	0.00		0.00		0.00		ns
t <sub>ESBDATASU</sub>	2.01		2.27		2.45		ns
t <sub>ESBWADDRSU</sub>	-0.20		-0.24		-0.28		ns
t <sub>ESBRADDRSU</sub>	0.02		0.00		-0.02		ns
t <sub>ESBDATACO1</sub>		1.09		1.28		1.43	ns
t <sub>ESBDATACO2</sub>		2.10		2.52		2.82	ns
t <sub>ESBDD</sub>		2.50		2.97		3.32	ns
t <sub>PD</sub>		1.48		1.78		2.00	ns
t <sub>PTERMSU</sub>	0.58		0.72		0.81		ns
t <sub>PTERMCO</sub>		1.10		1.29		1.45	ns

Table 58. EP20K60	DOC f <sub>MAX</sub> Routi	ing Delays					
Symbol	-7 Spee	ed Grade	-8 Spee	ed Grade	-9 Spee	ed Grade	Unit
	Min	Мах	Min	Max	Min	Мах	
t <sub>F1-4</sub>		0.15		0.16		0.18	ns
t <sub>F5-20</sub>		0.94		1.05		1.20	ns
t <sub>F20+</sub>		1.76		1.98		2.23	ns

Symbol	-7 Speed Grade		-8 Speed Grade		-9 Speed Grade		Unit
	Min	Мах	Min	Max	Min	Max	
t <sub>CH</sub>	1.33		1.66		2.00		ns
t <sub>CL</sub>	1.33		1.66		2.00		ns
t <sub>CLRP</sub>	0.20		0.20		0.20		ns
t <sub>PREP</sub>	0.20		0.20		0.20		ns
t <sub>ESBCH</sub>	1.33		1.66		2.00		ns
t <sub>ESBCL</sub>	1.33		1.66		2.00		ns
t <sub>ESBWP</sub>	1.05		1.28		1.44		ns
t <sub>ESBRP</sub>	0.87		1.06		1.19		ns

Table 60. EP20K600C External Timing Parameters							
Symbol	-7 Speed Grade		-8 Speed Grade		-9 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t <sub>INSU</sub>	1.28		1.40		1.45		ns
t <sub>INH</sub>	0.00		0.00		0.00		ns
t <sub>outco</sub>	2.00	4.29	2.00	4.77	2.00	5.11	ns
	0.80		0.91		-		ns
t <sub>INHPLL</sub>	0.00		0.00		-		ns
t <sub>OUTCOPLL</sub>	0.50	2.37	0.50	2.63	-	-	ns



101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com **Applications Hotline:** (800) 800-EPLD **Customer Marketing:** (408) 544-7104 Literature Services: lit\_req@altera.com

Copyright © 2002 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, mask work rights, and copyrights. Altera warrants performance of its semiconductor products

to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



Altera Corporation