

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	RS08
Core Size	8-Bit
Speed	10MHz
Connectivity	-
Peripherals	LVD, POR, WDT
Number of I/O	4
Program Memory Size	2KB (2K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	63 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	8-SOIC (0.209", 5.30mm Width)
Supplier Device Package	8-SO
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/pc9rs08ka2dwe



Section Number		ımber Title	Page
		Chapter 11 Modulo Timer (RS08MTIMV1)	
11.1	Introduct	tion	
	11.1.1	Features	
	11.1.2	Modes of Operation	
		11.1.2.1 Operation in Wait Mode	
		11.1.2.2 Operation in Stop Modes	
		11.1.2.3 Operation in Active Background Mode	
	11.1.3	Block Diagram	
		Signal Description	
11.3		Definition	
	11.3.1	MTIM Status and Control Register (MTIMSC)	
		MTIM Clock Configuration Register (MTIMCLK)	
	11.3.3	MTIM Counter Register (MTIMCNT)	
11 4	11.3.4	MTIM Modulo Register (MTIMMOD)	
11.4		al Description	
	11.4.1	MTIM Operation Example	96
		Chapter 12 Development Support	
12.1	Introduct	tion	97
		ckground Debug Controller (BDC)	
12.0		BKGD Pin Description	
	12.3.2	Communication Details	
	12.3.3	SYNC and Serial Communication Timeout	
12.4	BDC Re	gisters and Control Bits	
		BDC Status and Control Register (BDCSCR)	
		BDC Breakpoint Match Register	
12.5		OC Commands	



Section Number		Title	Page
	E	Appendix A lectrical Characteristics	
A .1	Introduction		109
A.2	Absolute Maximum Ratings		109
A.4	Electrostatic Discharge (ESD)	Protection Characteristics	111
A.5	DC Characteristics		111
A.6	Supply Current Characteristics		115
A.7	Analog Comparator (ACMP) E	lectricals	117
A.8	Internal Clock Source Characte	ristics	117
A.9	AC Characteristics		118
	A.9.1 Control Timing		118
A.10	FLASH Specifications		119
		Appendix B	
	Ordering Info	ormation and Mechanical Drawii	ngs
B.1	Ordering Information		123
B.2			



Chapter 3 Modes of Operation

When a BDC breakpoint is encountered

After active background mode is entered, the CPU is held in a suspended state waiting for serial background commands rather than executing instructions from the user application program.

Background commands are of two types:

- Non-intrusive commands, defined as commands that can be issued while the user program is running, can be issued through the BKGD pin while the MCU is in run mode. Non-intrusive commands can also be executed when the MCU is in the active background mode. Non-intrusive commands include:
 - Memory access commands
 - Memory-access-with-status commands
 - BACKGROUND command
- Active background commands, which can be executed only while the MCU is in active background mode, include commands to:
 - Read or write CPU registers
 - Trace one user program instruction at a time
 - Leave active background mode to return to the user application program (GO)

Active background mode is used to program user application code into the Flash program memory before the MCU is operated in run mode for the first time. When the MC9RS08KA2 Series is shipped from the Freescale Semiconductor factory, the Flash program memory is usually erased so there is no program that could be executed in run mode until the Flash memory is initially programmed. The active background mode can also be used to erase and reprogram the Flash memory after it has been previously programmed.

For additional information about the active background mode, refer to the Development Support chapter of this data sheet.

3.5 Wait Mode

Wait mode is entered by executing a WAIT instruction. Upon execution of the WAIT instruction, the CPU enters a low-power state in which it is not clocked. The program counter (PC) is halted at the position where the WAIT instruction is executed. When an interrupt request occurs:

- 1. MCU exits wait mode and resumes processing.
- 2. PC is incremented by one and fetches the next instruction to be processed.

It is the responsibility of the user program to probe the corresponding interrupt source that woke the MCU, because no vector fetching process is involved.

While the MCU is in wait mode, not all background debug commands can be used. Only the BACKGROUND command and memory-access-with-status commands are available when the MCU is in wait mode. The memory-access-with-status commands do not allow memory access, but they report an error indicating that the MCU is in either stop or wait mode. The BACKGROUND command can be used to wake the MCU from wait mode and enter active background mode.



Table 3-1 summarizes the behavior of the MCU in wait mode.

Table 3-1. Wait Mode Behavior

Mode	CPU	Digital Peripherals	ICS	АСМР	Regulator	I/O Pins	RTI
Wait	Standby	Optionally on	On	Optionally on	On	States held	Optionally on

3.6 Stop Mode

Stop mode is entered upon execution of a STOP instruction when the STOPE bit in the system option register is set. In stop mode, all internal clocks to the CPU and the modules are halted. If the STOPE bit is not set when the CPU executes a STOP instruction, the MCU will not enter stop mode and an illegal opcode reset is forced.

Table 3-2 summarizes the behavior of the MCU in stop mode.

Table 3-2. Stop Mode Behavior

Mode	СРИ	Digital Peripherals	ICS ¹	ACMP ²	Regulator	I/O Pins	RTI ³
Stop	Standby	Standby	Optionally on	Optionally on	Standby	States held	Optionally on

¹ ICS requires IREFSTEN = 1 and LVDE and LVDSE must be set to allow operation in stop.

Upon entering stop mode, all of the clocks in the MCU are halted. The ICS is turned off by default when the IREFSTEN bit is cleared and the voltage regulator is put in standby. The states of all of the internal registers and logic, as well as the RAM content, are maintained. The I/O pin states are held.

Exit from stop is done by asserting RESET, any asynchronous interrupt that has been enabled, or the real-time interrupt. The asynchronous interrupts are the KBI pins, LVD interrupt, or the ACMP interrupt.

If stop is exited by asserting the \overline{RESET} pin, the MCU will be reset and program execution starts at location \$3FFD. If exited by means of an asynchronous interrupt or real-time interrupt, the next instruction after the location where the STOP instruction was executed will be executed accordingly. It is the responsibility of the user program to probe for the corresponding interrupt source that woke the CPU.

A separate self-clocked source (≈ 1 kHz) for the real-time interrupt allows a wakeup from stop mode with no external components. When RTIS = 000, the real-time interrupt function and the 1-kHz source are disabled. Power consumption is lower when the 1-kHz source is disabled, but in that case, the real-time interrupt cannot wake the MCU from stop.

The trimmed 32-kHz clock in the ICS module can also be enabled for the real-time interrupt to allow a wakeup from stop mode with no external components. The 32-kHz clock reference is enabled by setting

² If bandgap reference is required, the LVDE and LVDSE bits in the SPMSC1 must both be set before entering stop.

If the 32-kHz trimmed clock in the ICS module is selected as the clock source for the RTI, LVDE and LVDSE bits in the SPMSC1 must both be set before entering stop.



4.2 Unimplemented Memory

Attempting to access either data or an instruction at an unimplemented memory address will cause reset.

4.3 Indexed/Indirect Addressing

Register D[X] and register X together perform the indirect data access. Register D[X] is mapped to address \$000E. Register X is located in address \$000F. The 8-bit register X contains the address that is used when register D[X] is accessed. Register X is cleared to zero upon reset. By programming register X, any location on the first page (\$0000-\$00FF) can be read/written via register D[X]. Figure 4-2 shows the relationship between D[X] and register X. For example, in HC08/S08 syntax *lda*, *x* is comparable to *lda* D[X] in RS08 coding when register X has been programmed with the index value.

The physical location of \$000E is in RAM. Accessing the location through D[X] returns \$000E RAM content when register X contains \$0E. The physical location of \$000F is register X, itself. Reading the location through D[X] returns register X content; writing to the location modifies register X.




Figure 4-2. Indirect Addressing Registers

4.4 RAM and Register Addresses and Bit Assignments

The fast access RAM area can be accessed by instructions using tiny, short, and direct addressing mode instructions. For tiny addressing mode instructions, the operand is encoded along with the opcode to a single byte.



- 3. Write any data to any Flash location, via the high page accessing window \$00C0-\$00FF. (Prior to the data writing operation, the PAGESEL register must be configured correctly to map the high page accessing window to the any Flash locations).
- 4. Wait for a time, t_{nvs} .
- 5. Set the HVEN bit.
- 6. Wait for a time t_{me} .
- 7. Clear the MASS bit.
- 8. Wait for a time, t_{nvh1} .
- 9. Clear the HVEN bit.
- 10. After time, t_{rev} , the memory can be accessed in read mode again.
- 11. Remove external V_{PP}.

NOTE

Flash memory cannot be programmed or erased by software code executed from Flash locations. To program or erase Flash, commands must be executed from RAM or BDC commands. User code should not enter wait or stop during an erase or program sequence.

These operations must be performed in the order shown, but other unrelated operations may occur between the steps.

4.6.4 Security

The MC9RS08KA2 Series includes circuitry to help prevent unauthorized access to the contents of Flash memory. When security is engaged, Flash is considered a secure resource. The RAM, direct-page registers, and background debug controller are considered unsecured resources. Attempts to access a secure memory location through the background debug interface, or whenever BKGDPE is set, are blocked (reads return all 0s).

Security is engaged or disengaged based on the state of a nonvolatile register bit (SECD) in the FOPT register. During reset, the contents of the nonvolatile location NVOPT are copied from Flash into the working FOPT register in high-page register space. A user engages security by programming the NVOPT location, which can be done at the same time the Flash memory is programmed. Notice the erased state (SECD = 1) makes the MCU unsecure. When SECD in NVOPT is programmed (SECD = 0), next time the device is reset via POR, internal reset, or external reset, security is engaged. In order to disengage security, mass erase must be performed via BDM commands and followed by any reset.

The separate background debug controller can still be used for registers and RAM access. Flash mass erase is possible by writing to the Flash control register that follows the Flash mass erase procedure listed in Section 4.6.3, "Flash Mass Erase Operation," via BDM commands.

Security can always be disengaged through the background debug interface by following these steps:

- 1. Mass erase Flash via background BDM commands or RAM loaded program.
- 2. Perform reset and the device will boot up with security disengaged.



Table 5-4. SDIDH Register Field Descriptions	Table 5-4.	SDIDH	Register	Field	Descri	ptions
--	-------------------	--------------	----------	-------	--------	--------

Field	Description
7:4 REV[3:0]	Revision Number — The high-order 4 bits of address SDIDH are hard coded to reflect the current mask set revision number (0–F).
3:0 ID[11:8]	Part Identification Number — Each derivative in the RS08 Family has a unique identification number. The MC9RS08KA2 Series is hard coded to the value \$0800. See also ID bits in Figure 5-4.




Figure 5-4. System Device Identification Register — Low (SDIDL)

Table 5-5. SDIDL Register Field Descriptions

Field	Description
	Part Identification Number — Each derivative in the RS08 Family has a unique identification number. The MC9RS08KA2 Series is hard coded to the value \$0800. See also ID bits in Figure 5-3.

5.8.4 System Real-Time Interrupt Status and Control Register (SRTISC)

This high page register contains status and control bits for the RTI.




Figure 5-5. System RTI Status and Control Register (SRTISC)

Table 5-6. SRTISC Register Field Descriptions

Field	Description
7 RTIF	Real-Time Interrupt Flag — This read-only status bit indicates the periodic wakeup timer has timed out. O Periodic wakeup timer not timed out. Periodic wakeup timer timed out.
6 RTIACK	Real-Time Interrupt Acknowledge — This write-only bit is used to acknowledge real-time interrupt request (write 1 to clear RTIF). Writing 0 has no meaning or effect. Reads always return 0.
5 RTICLKS	Real-Time Interrupt Clock Select — This read/write bit selects the clock source for the real-time interrupt. O Real-time interrupt request clock source is internal 1-kHz oscillator. Real-time interrupt request clock source is internal trimmed 32-kHz oscillator (ICS module) and is divided by 32 in RTI logic to produce a trimmed 1-kHz clock source for RTI counter.

MC9RS08KA2 Series Data Sheet, Rev. 4



Chapter 7 Keyboard Interrupt (RS08KBIV1)

7.1 Introduction

The keyboard interrupt (KBI) module provides independently enabled external interrupt sources.




Figure 7-1. MC9RS08KA2 Series Block Diagram with KBI Block and Pins Highlighted

7.1.1 Features

The KBI features include:

- Each keyboard interrupt pin has an individual pin enable bit
- Each keyboard interrupt pin is programmable as falling edge (or rising edge) only, or both falling edge and low level (or both rising edge and high level) interrupt sensitivity
- One software-enabled keyboard interrupt
- Exit from low-power modes



8.2.2 Program Counter (PC)

The program counter is a 14-bit register that contains the address of the next instruction or operand to be fetched.

During normal execution, the program counter automatically increments to the next sequential memory location each time an instruction or operand is fetched. Jump, branch, and return operations load the program counter with an address other than that of the next sequential location. This is called a change-of-flow.

During reset, the program counter is loaded with \$3FFD and the program will start execution from this specific location.

8.2.3 Shadow Program Counter (SPC)

The shadow program counter is a 14-bit register. During a subroutine call using either a JSR or a BSR instruction, the return address will be saved into the SPC. Upon completion of the subroutine, the RTS instruction will restore the content of the program counter from the shadow program counter.

During reset, the shadow program counter is loaded with \$3FFD.

8.2.4 Condition Code Register (CCR)

The 2-bit condition code register contains two status flags. The content of the CCR in the RS08 is not directly readable. The CCR bits can be tested using conditional branch instructions such as BCC and BEQ. These two register bits are directly accessible through the BDC interface. The following paragraphs provide detailed information about the CCR bits and how they are used. Figure 8-3 identifies the CCR bits and their bit positions.



Figure 8-3. Condition Code Register (CCR)

The status bits (Z and C) are cleared to 0 after reset.

The two status bits indicate the results of arithmetic and other instructions. Conditional branch instructions will either branch to a new program location or allow the program to continue to the next instruction after the branch, depending on the values in the CCR status bit. Conditional branch instructions, such as BCC, BCS, and BNE, cause a branch depending on the state of a single CCR bit.

Often, the conditional branch immediately follows the instruction that caused the CCR bit(s) to be updated, as in this sequence:

cmp #5 ; compare accumulator A to 5
blo lower ; branch if A smaller 5
more: deca ; do this if A not higher than or same as 5
lower:

MC9RS08KA2 Series Data Sheet, Rev. 4



8.3.5 Short Addressing Mode (SRT)

SRT addressing mode is capable of addressing only the first 32 bytes in the address map, from \$0000 to \$001F. This addressing mode is available for CLR, LDA, and STA instructions. A system can be optimized by placing the most computation-intensive data in this area of memory.

Because the 5-bit address is embedded in the opcode, only the least significant five bits of the address must be included in the instruction; this saves program space and execution time. During execution, the CPU adds nine high-order 0s to the 5-bit operand address and uses the combined 14-bit address (\$000x or \$001x) to access the intended operand.

8.3.6 Direct Addressing Mode (DIR)

DIR addressing mode is used to access operands located in direct address space (\$0000 through \$00FF).

During execution, the CPU adds six high-order 0s to the low byte of the direct address operand that follows the opcode. The CPU uses the combined 14-bit address (\$00xx) to access the intended operand.

8.3.7 Extended Addressing Mode (EXT)

In the extended addressing mode, the 14-bit address of the operand is included in the object code in the low-order 14 bits of the next two bytes after the opcode. This addressing mode is only used in JSR and JMP instructions for jump destination address in RS08 MCUs.

8.3.8 Indexed Addressing Mode (IX, Implemented by Pseudo Instructions)

Indexed addressing mode is sometimes called indirect addressing mode because an index register is used as a reference to access the intended operand.

An important feature of indexed addressing mode is that the operand address is computed during execution based on the current contents of the X index register located in \$000F of the memory map rather than being a constant address location that was determined during program assembly. This allows writing of a program that accesses different operand locations depending on the results of earlier program instructions (rather than accessing a location that was determined when the program was written).

The index addressing mode supported by the RS08 Family uses the register X located at \$000F as an index and D[X] register located at \$000E as the indexed data register. By programming the index register X, any location in the direct page can be read/written via the indexed data register D[X].

These pseudo instructions can be used with all instructions supporting direct, short, and tiny addressing modes by using the D[X] as the operand.

8.4 Special Operations

Most of what the CPU does is described by the instruction set, but a few special operations must be considered, such as how the CPU starts at the beginning of an application program after power is first applied. After the program begins running, the current instruction normally determines what the CPU will do next. Two exceptional events can cause the CPU to temporarily suspend normal program execution:



8.5 Summary Instruction Table

Instruction Set Summary Nomenclature

The nomenclature listed here is used in the instruction descriptions in Table 8-1 through Table 8-2.

Operators

() = Contents of register or memory location shown inside parentheses

← = Is loaded with (read: "gets")

⇔ = Exchange with & = Boolean AND
I = Boolean OR

⊕ = Boolean exclusive-OR

: = Concatenate

+ = Add

CPU registers

A = Accumulator

CCR = Condition code register

PC = Program counter

PCH = Program counter, higher order (most significant) six bits PCL = Program counter, lower order (least significant) eight bits

SPC = Shadow program counter

SPCH = Shadow program counter, higher order (most significant) six bits SPCL = Shadow program counter, lower order (least significant) eight bits

Memory and addressing

M = A memory location or absolute data, depending on addressing mode

rel = The relative offset, which is the two's complement number stored in the last byte of machine code corresponding to a branch instruction

X = Pseudo index register, memory location \$000F

X or D[X] = Memory location \$000E pointing to the memory location defined by the pseudo index register (location \$000F)

Condition code register (CCR) bits

Z = Zero indicatorC = Carry/borrow

CCR activity notation

- = Bit not affected0 = Bit forced to 01 = Bit forced to 1

U = Undefined after the operation

Machine coding notation



Table 8-1. Instruction Set Summary (Sheet 3 of 6)

Source				ect	e e	de	pu	Se
Form	Description	Operation	C	CR	Address Mode	Opcode	Operand	Cycles
BRSET n,opr8a,rel BRSET n,D[X],rel	Branch if Bit <i>n</i> in Memory Set	PC ← (PC) + \$0003 + <i>rel</i> , if (Mn) = 1	Z		DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7) IX (b0) IX (b1) IX (b2) IX (b3) IX (b4) IX (b5) IX (b5) IX (b5)	00 02 04 06 08 0A 0C 0E 00 02 04 06 08 0A	dd rr dd rr dd rr dd rr dd rr dd rr dd rr OE rr OE rr OE rr OE rr	5 5 5 5 5 5 5 5 5 5 5 5 5
BRSET n,X,rel					IX (b7) DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	0E 00 02 04 06 08 0A 0C 0E	OE rr OF rr OF rr OF rr OF rr OF rr OF rr	5 5 5 5 5 5 5 5 5
BSET n,opr8a BSET n,D[X] BSET n,X	Set Bit n in Memory	Mn ← 1	_	_	DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7) IX (b0) IX (b1) IX (b2) IX (b3) IX (b4) IX (b5) IX (b6) IX (b7) DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b6) DIR (b6) DIR (b7)	10 12 14 16 18 1A 1C 1E 10 12 14 16 18 1A 1C 1E 10 12 14 16 18 1A 1C 1E 10 12 14 16 16 16 16 16 16 16 16 16 16 16 16 16	dd dd dd dd dd dd dd OE OE OE OF OF OF OF OF OF OF OF	555555555555555555555555555555555555555

^{1.} This is a pseudo instruction supported by the normal RS08 instruction set.

MC9RS08KA2 Series Data Sheet, Rev. 4

^{2.} This instruction is different from that of the HC08 and HCS08 in that the RS08 does not auto-increment the index register.



Table 8-1. Instruction Set Summary (Sheet 5 of 6)

Source Form	Description	Operation	0	ect n CR	Address	Opcode	Operand	Cycles
LDX #opr8i (1) LDX opr8a (1) LDX ,X (1)	Load Index Register from Memory	\$0F ← (M)	1	—	IMD DIR IX	3E 4E 4E	ii 0F dd 0F 0E 0E	4 5 5
LSLA	Logical Shift Left	©	1	1	INH	48		1
LSRA	Logical Shift Right	0 - C b7 b0	1	1	INH	44		1
MOV opr8a,opr8a MOV #opr8i,opr8a MOV D[X],opr8a MOV opr8a,D[X] MOV #opr8i,D[X]	Move	$(M)_{destination} \leftarrow (M)_{source}$	1		DD IMD IX/DIR DIR/IX IMM/IX	4E 3E 4E 4E 3E	dd dd ii dd 0E dd dd 0E ii 0E	5 4 5 5 4
NOP	No Operation	None	_	_	INH	AC		1
ORA #opr8i ORA opr8a ORA ,X (1) ORA X	Inclusive OR Accumulator and Memory	$\begin{array}{l} A \leftarrow (A) \mid (M) \\ A \leftarrow (A) \mid (X) \end{array}$	1	_	IMM DIR IX DIR	AA BA BA BA	ii dd 0E 0F	2 3 3 3
ROLA	Rotate Left through Carry	b7 b0	1	1	INH	49		1
RORA	Rotate Right through Carry	b7 b0	1	1	INH	46		1
RTS	Return from Subroutine	Pull PC from shadow PC	-	—	INH	BE		3
SBC #opr8i SBC opr8a SBC ,X (1) SBC X	Subtract with Carry	$A \leftarrow (A) - (M) - (C)$ $A \leftarrow (A) - (X) - (C)$	1	1	IMM DIR IX DIR	A2 B2 B2 B2	ii dd 0E 0F	2 3 3 3
SEC	Set Carry Bit	C ← 1	_	1	INH	39		1
SHA	Swap Shadow PC High with A	A ⇔ SPCH	_	_	INH	45		1
SLA	Swap Shadow PC Low with A	A ⇔ SPCL	_	_	INH	42		1
STA opr8a STA opr5a STA ,X ⁽¹⁾ STA X	Store Accumulator in Memory	M ← (A)	1	_	DIR SRT IX SRT	B7 Ex/Fx EE EF	dd	3 2 2 2
STX opr8a (1)	Store Index Register in Memory	$M \leftarrow (X)$	1	_	DIR	4E	0F dd	5
STOP	Put MCU into stop mode		-	—	INH	AE		2+

^{1.} This is a pseudo instruction supported by the normal RS08 instruction set.

^{2.} This instruction is different from that of the HC08 and HCS08 in that the RS08 does not auto-increment the index register.



Chapter 8 Central Processor Unit (RS08CPUV1)

Table 8-2. Opcode Map

	DIR	DIR	TNY	DIR/REL	INH	TNY	TNY	TNY	SRT	SRT	IMM/INH	DIR/EXT	SRT	SRT	SRT	SRT
HIGH	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
0	BRSET0 3 DIR	BSET0 2 DIR	INC 1 TNY	3 BRA 2 REL		DEC 1 TNY	ADD 1 TNY	SUB 1 TNY	CLR 1 SRT	CLR 1 SRT	SUB 2 IMM	SUB 2 DIR	3 LDA 1 SRT	3 LDA 1 SRT	STA 1 SRT	STA 1 SRT
1	BRCLR0 3 DIR	BCLR0 2 DIR	INC 1 TNY	CBEQ 3 DIR	CBEQA 3 IMM	DEC 1 TNY	ADD 1 TNY	SUB 1 TNY	CLR 1 SRT	CLR 1 SRT	CMP 2 IMM	CMP 2 DIR	3 LDA 1 SRT	LDA 1 SRT	STA 1 SRT	STA 1 SRT
2	BRSET1 3 DIR	BSET1 2 DIR	INC 1 TNY		SLA 1 INH	DEC 1 TNY	ADD 1 TNY	SUB 1 TNY	CLR 1 SRT	CLR 1 SRT	SBC 2 IMM	SBC 2 DIR	3 LDA 1 SRT	3 LDA 1 SRT	STA 1 SRT	STA 1 SRT
3	BRCLR1 3 DIR	BCLR1 2 DIR	INC 1 TNY		COMA 1 INH	DEC 1 TNY	ADD 1 TNY	SUB 1 TNY	CLR 1 SRT	CLR 1 SRT			LDA 1 SRT	3 LDA 1 SRT	STA 1 SRT	STA 1 SRT
4	BRSET2 3 DIR	BSET2 2 DIR	INC 1 TNY	BCC 2 REL	LSRA 1 INH	DEC 1 TNY	ADD 1 TNY	SUB 1 TNY	CLR 1 SRT	CLR 1 SRT	AND 2 IMM	AND 2 DIR	LDA 1 SRT	3 LDA 1 SRT	STA 1 SRT	STA 1 SRT
5	BRCLR2 3 DIR	BCLR2 2 DIR	INC 1 TNY	BCS 2 REL	SHA 1 INH	DEC 1 TNY	ADD 1 TNY	SUB 1 TNY	CLR 1 SRT	CLR 1 SRT			3 LDA 1 SRT	3 LDA 1 SRT	STA 1 SRT	STA 1 SRT
6	BRSET3 3 DIR	BSET3 2 DIR	INC 1 TNY	3 BNE 2 REL	1 RORA 1 INH	DEC 1 TNY	ADD 1 TNY	SUB 1 TNY	CLR 1 SRT	CLR 1 SRT	LDA 2 IMM	LDA 2 DIR	3 LDA 1 SRT	3 LDA 1 SRT	STA 1 SRT	STA 1 SRT
7	BRCLR3 3 DIR	BCLR3 2 DIR	INC 1 TNY	3 BEQ 2 REL		DEC 1 TNY	ADD 1 TNY	SUB 1 TNY	CLR 1 SRT	CLR 1 SRT		STA 2 DIR	3 LDA 1 SRT	LDA 1 SRT	STA 1 SRT	STA 1 SRT
8	BRSET4 3 DIR	BSET4 2 DIR	INC 1 TNY	CLC 1 INH	LSLA 1 INH	DEC 1 TNY	ADD 1 TNY	SUB 1 TNY	CLR 1 SRT	CLR 1 SRT	EOR 2 IMM	EOR 2 DIR	LDA 1 SRT	LDA 1 SRT	STA 1 SRT	STA 1 SRT
9	BRCLR4 3 DIR	BCLR4 2 DIR	INC 1 TNY	SEC 1 INH	ROLA 1 INH	DEC 1 TNY	ADD 1 TNY	SUB 1 TNY	CLR 1 SRT	CLR 1 SRT	ADC 2 IMM	ADC 2 DIR	LDA 1 SRT	LDA 1 SRT	STA 1 SRT	STA 1 SRT
A	BRSET5 3 DIR	BSET5 2 DIR	INC 1 TNY	DEC 2 DIR	DECA 1 INH	DEC 1 TNY	ADD 1 TNY	SUB 1 TNY	CLR 1 SRT	CLR 1 SRT	ORA 2 IMM	ORA 2 DIR	3 LDA 1 SRT	LDA 1 SRT	STA 1 SRT	STA 1 SRT
В	BRCLR5 3 DIR	BCLR5 2 DIR	INC 1 TNY	DBNZ 3 DIR	DBNZA 2 INH	DEC 1 TNY	ADD 1 TNY	SUB 1 TNY	CLR 1 SRT	CLR 1 SRT	ADD 2 IMM	ADD 2 DIR	LDA 1 SRT	LDA 1 SRT	STA 1 SRT	STA 1 SRT
С	BRSET6 3 DIR	BSET6 2 DIR	INC 1 TNY	INC 2 DIR	INCA INCA INH	DEC 1 TNY	ADD 1 TNY	SUB 1 TNY	CLR 1 SRT	CLR 1 SRT	NOP 1 INH	JMP 3 EXT	3 LDA 1 SRT	LDA 1 SRT	STA 1 SRT	STA 1 SRT
D	BRCLR6 3 DIR	BCLR6 2 DIR	INC 1 TNY			DEC 1 TNY	ADD 1 TNY	SUB 1 TNY	CLR 1 SRT	CLR 1 SRT	BSR 2 REL	JSR 3 EXT	3 LDA 1 SRT	LDA 1 SRT	STA 1 SRT	STA 1 SRT
E	BRSET7 3 DIR	BSET7 2 DIR	INC 1 TNY	MOV 3 IMD	MOV 3 DD	DEC 1 TNY	ADD 1 TNY	SUB 1 TNY	CLR 1 SRT	CLR 1 SRT	STOP 1 INH	RTS 1 INH	3 LDA 1 SRT	LDA 1 SRT	STA 1 SRT	STA 1 SRT
F	5 BRCLR7 3 DIR	BCLR7 2 DIR	INC 1 TNY	CLR 2 DIR	1 CLRA 1 INH	DEC 1 TNY	ADD 1 TNY	SUB 1 TNY	CLR 1 SRT	CLR 1 SRT	WAIT 1 INH	BGND 1 INH	3 LDA 1 SRT	LDA 1 SRT	STA 1 SRT	STA 1 SRT

INH Inherent REL Relative
IMM Immediate SRT Short
DIR Direct TNY Tiny
EXT Extended
DD Direct-Direct IMD Immediate-Direct

High Byte of Opcode in Hexadecimal

Gray box is decoded as illegal instruction

Low Byte of Opcode in Hexadecimal 0 SUB 2 DIR RS08 Cycles Opcode Mnemonic Number of Bytes / Addressing Mode

В






Figure 10-2. Analog Comparator (ACMP) Block Diagram



Table 10-2. ACMPSC Field Descriptions

Field	Description			
7 ACME	Analog Comparator Module Enable — ACME enables the ACMP module. 0 ACMP not enabled. 1 ACMP is enabled.			
6 ACBGS	Analog Comparator Bandgap Select — ACBGS is used to select between the internal bandgap reference voltage or the ACMP+ pin as the non-inverting input of the analog comparator. 0 External pin ACMP+ selected as non-inverting input to comparator. 1 Internal bandgap reference voltage selected as non-inverting input to comparator.			
5 ACF	Analog Comparator Flag — ACF is set when a compare event occurs. Compare events are defined by ACMOD. ACF is cleared by writing a one to ACF. O Compare event has not occurred. Compare event has occurred.			
4 ACIE	Analog Comparator Interrupt Enable — ACIE enables the interrupt for the ACMP. When ACIE is set, an interrupt will be asserted when ACF is set. 0 Interrupt disabled. 1 Interrupt enabled.			
3 ACO	Analog Comparator Output — Reading ACO will return the current value of the analog comparator output. ACO is reset to a 0 and will read as a 0 when the ACMP is disabled (ACME = 0).			
2 ACOPE	Analog Comparator Output Pin Enable — ACOPE is used to enable the comparator output to be placed onto the external pin, ACMPO. ACOPE will only control the pin if the ACMP is active (ACME=1). O Analog comparator output not available on ACMPO. 1 Analog comparator output is driven out on ACMPO.			
1:0 ACMOD	Analog Comparator Mode — ACMOD selects the type of compare event which sets ACF. 00 Encoding 0 — Comparator output falling edge. 01 Encoding 1 — Comparator output rising edge. 10 Encoding 2 — Comparator output falling edge. 11 Encoding 3 — Comparator output rising or falling edge.			

10.4 Functional Description

The analog comparator can be used to compare two analog input voltages applied to ACMP+ and ACMP-; or it can be used to compare an analog input voltage applied to ACMP- with an internal bandgap reference voltage. ACBGS is used to select between the bandgap reference voltage or the ACMP+ pin as the input to the non-inverting input of the analog comparator.

The comparator output is high when the non-inverting input is greater than the inverting input, and it is low when the non-inverting input is less than the inverting input. ACMOD is used to select the condition which will cause ACF to be set. ACF can be set on a rising edge of the comparator output, a falling edge of the comparator output, or either a rising or a falling edge (toggle). The comparator output can be read directly through ACO. The comparator output can also be driven onto the ACMPO pin using ACOPE.



11.1.3 Block Diagram

The block diagram for the modulo timer module is shown Figure 11-2.




Figure 11-2. Modulo Timer (MTIM) Block Diagram

11.2 External Signal Description

The MTIM includes one external signal, TCLK, used to input an external clock when selected as the MTIM clock source. The signal properties of TCLK are shown in Table 11-1.

Table 11-1. Signal Properties

Signal	Function			
TCLK	External clock source input into MTIM	I		

The TCLK input must be synchronized by the bus clock. Also, variations in duty cycle and clock jitter must be accommodated. Therefore, the TCLK signal must be limited to one-fourth of the bus frequency.

The TCLK pin can be muxed with a general-purpose port pin. See the Pins and Connections chapter for the pin location and priority of this function.

11.3 Register Definition

Each MTIM includes four registers, which are summarized in Table 11-2:

- An 8-bit status and control register
- An 8-bit clock configuration register
- An 8-bit counter register
- An 8-bit modulo register

Refer to the direct-page register summary in the memory section of this data sheet for the absolute address assignments for all MTIM registers. This section refers to registers and control bits only by their names.



11.4 Functional Description

The MTIM is composed of a main 8-bit up-counter with an 8-bit modulo register, a clock source selector, and a prescaler block with nine selectable values. The module also contains software selectable interrupt logic.

The MTIM counter (MTIMCNT) has three modes of operation: stopped, free-running, and modulo. Out of reset, the counter is stopped. If the counter is started without writing a new value to the modulo register, then the counter will be in free-running mode. The counter is in modulo mode when a value other than \$00 is in the modulo register while the counter is running.

After any MCU reset, the counter is stopped and reset to \$00, and the modulus is set to \$00. The bus clock is selected as the default clock source and the prescale value is divide by 1. To start the MTIM in free-running mode, simply write to the MTIM status and control register (MTIMSC) and clear the MTIM stop bit (TSTP).

Four clock sources are software selectable: the internal bus clock, the fixed frequency clock (XCLK), and an external clock on the TCLK pin, selectable as incrementing on either rising or falling edges. The MTIM clock select bits (CLKS) in MTIMCLK are used to select the desired clock source. If the counter is active (TSTP = 0) when a new clock source is selected, the counter will continue counting from the previous value using the new clock source.

Nine prescale values are software selectable: clock source divided by 1, 2, 4, 8, 16, 32, 64, 128, or 256. The prescaler select bits (PS) in MTIMCLK select the desired prescale value. If the counter is active (TSTP = 0) when a new prescaler value is selected, the counter will continue counting from the previous value using the new prescaler value.

The MTIM modulo register (MTIMMOD) allows the overflow compare value to be set to any value from \$01 to \$FF. Reset clears the modulo value to \$00, which results in a free running counter.

When the counter is active (TSTP = 0), the counter increments at the selected rate until the count matches the modulo value. When these values match, the counter overflows to \$00 and continues counting. The MTIM overflow flag (TOF) is set whenever the counter overflows. The flag sets on the transition from the modulo value to \$00. Writing to MTIMMOD while the counter is active resets the counter to \$00 and clears TOF.

Clearing TOF is a two-step process. The first step is to read the MTIMSC register while TOF is set. The second step is to write a 0 to TOF. If another overflow occurs between the first and second steps, the clearing process is reset and TOF will remain set after the second step is performed. This will prevent the second occurrence from being missed. TOF is also cleared when a 1 is written to TRST or when any value is written to the MTIMMOD register.

The MTIM allows for an optional interrupt to be generated whenever TOF is set. To enable the MTIM overflow interrupt, set the MTIM overflow interrupt enable bit (TOIE) in MTIMSC. TOIE must never be written to a 1 while TOF = 1. Instead, TOF must be cleared first, then the TOIE can be set to 1.



$$P_D = K \div (T_J + 273^{\circ}C)$$

Eqn. A-2

Solving Equation A-1 and Equation A-2 for K gives:

$$K = P_D \times (T_A + 273^{\circ}C) + \theta_{JA} \times (P_D)^2$$

Eqn. A-3

where K is a constant pertaining to the particular part. K can be determined from Equation A-3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and P_D and P_D are obtained by solving equations 1 and 2 iteratively for any value of P_D .

A.4 Electrostatic Discharge (ESD) Protection Characteristics

Although damage from static discharge is much less common on these devices than on early CMOS circuits, normal handling precautions should be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage. All ESD testing is in conformity with CDF-AEC-Q00 Stress Test Qualification for Automotive Grade Integrated Circuits. (http://www.aecouncil.com/) A device is considered to have failed if, after exposure to ESD pulses, the device no longer meets the device specification requirements. Complete dc parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

ParameterSymbolValueUnitESD Target for Machine Model (MM)
MM circuit descriptionVTHMM200VESD Target for Human Body Model (HBM)
HBM circuit descriptionVTHHBM2000V

Table A-3. ESD Protection Characteristics

A.5 DC Characteristics

This section includes information about power supply requirements, I/O pin characteristics, and power supply current in various operating modes.

Table A-4. DC Characteristics (Temperature Range = −40 to 85°C Ambient)

Parameter	Symbol	Min	Typical	Max	Unit
Supply voltage (run, wait and stop modes.) 0 < f _{Bus} <10MHz	V_{DD}	1.8	_	5.5	V
Minimum RAM retention supply voltage applied to V _{DD}	V_{RAM}	0.8 ¹	_	_	V
Low-voltage Detection threshold $ ({\rm V_{DD}} \ {\rm falling}) \\ ({\rm V_{DD}} \ {\rm rising}) $	V _{LVD}	1.80 1.88	1.86 1.94	1.95 2.03	V
Power on RESET (POR) voltage	V_{POR}	0.9	1.4	1.7	V
Input high voltage (V _{DD} > 2.3V) (all digital inputs)	V _{IH}	$0.70 \times V_{DD}$	_	_	V
Input high voltage (1.8 V \leq V _{DD} \leq 2.3 V) (all digital inputs)	V _{IH}	$0.85 \times V_{DD}$	_	_	V

MC9RS08KA2 Series Data Sheet, Rev. 4





© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.
ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED
DIRECTLY FROM THE DOCUMENT CONTROL REPOSITORY. PRINTED VERSIONS
ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED COPY" IN RED.

MECHANICAL OUTLINES DICTIONARY

DOCUMENT NO: 98ARL10602D

PAGE: 1677

DO NOT SCALE THIS DRAWING

REV: C

NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
- 3. THE COMPLETE JEDEC DESIGNATOR FOR THIS PACKAGE IS: HV-PDSO-N.

4. Coplanarity applies to leads and die attach pad.

5. MIN. METAL GAP SHOULD BE 0.2 MM.

TITLE: THERMALLY ENHANCED DUAL FLAT NON-LEADED PACKAGE (DFN) 6 TERMINAL, 0.95 PITCH (3 X 3 X 0.8)

CASE NUMBER: 1677-02

STANDARD: FREESCALE STD

PACKAGE CODE: 6197 | SHEET: 5 OF 6