

Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	-
Core Size	-
Speed	-
Connectivity	-
Peripherals	-
Number of I/O	-
Program Memory Size	-
Program Memory Type	-
EEPROM Size	-
RAM Size	-
Voltage - Supply (Vcc/Vdd)	-
Data Converters	-
Oscillator Type	-
Operating Temperature	-
Mounting Type	-
Package / Case	-
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08js16lcfk

Part Number	Package Description	Original (gold wire) package document number	Current (copper wire) package document number
MC68HC908JW32	48 QFN	98ARH99048A	98ASA00466D
MC9S08AC16			
MC9S908AC60			
MC9S08AC128			
MC9S08AW60			
MC9S08GB60A			
MC9S08GT16A			
MC9S08JM16			
MC9S08JM60			
MC9S08LL16			
MC9S08QE128			
MC9S08QE32			
MC9S08RG60			
MCF51CN128			
MC9RS08LA8	48 QFN	98ARL10606D	98ASA00466D
MC9S08GT16A	32 QFN	98ARH99035A	98ASA00473D
MC9S908QE32	32 QFN	98ARE10566D	98ASA00473D
MC9S908QE8	32 QFN	98ASA00071D	98ASA00736D
MC9S08JS16	24 QFN	98ARL10608D	98ASA00734D
MC9S08QB8			
MC9S08QG8	24 QFN	98ARL10605D	98ASA00474D
MC9S08SH8	24 QFN	98ARE10714D	98ASA00474D
MC9RS08KB12	24 QFN	98ASA00087D	98ASA00602D
MC9S08QG8	16 QFN	98ARE10614D	98ASA00671D
MC9RS08KB12	8 DFN	98ARL10557D	98ASA00672D
MC9S08QG8			
MC9RS08KA2	6 DFN	98ARL10602D	98ASA00735D

2 Pin Assignments

This section shows the pin assignments in the packages available for the MC9S08JS16 series.

Table 1. Pin Availability by Package Pin-Count

Pin Number (Package)		<-- Lowest Priority --> Highest		
24 (QFN)	20 (SOIC)	Port Pin	Alt 1	Alt 2
1	4	PTB0	IRQ	TCLK
2	5	PTB1		$\overline{\text{RESET}}$
3	6	PTB2	BKGD	MS
4	7	PTB3		$\overline{\text{BLMS}}$
5	8	PTA0	KBIP0	TPMCH0
6	—	NC		
7	9	PTA1	KBIP1	MISO
8	10	PTA2	KBIP2	MOSI
9	11	PTA3	KBIP3	SPSCK
10	12	PTA4	KBIP4	$\overline{\text{SS}}$
11	13			V_{DD}
12	—	NC		
13	14			V_{SS}
14	15			USBDN
15	16			USBDP
16	17			V_{USB33}
17	18	PTA5	KBIP5	TPMCH1
18	—	NC		
19	19	PTA6	KBIP6	RxD
20	20	PTA7	KBIP7	TxD
21	1	PTB4	XTAL	
22	2	PTB5	EXTAL	
23	3			V_{SSOSC}
24	—	NC		

Electrical Characteristics

$P_D = P_{int} + P_{I/O}$, Watts — chip internal power

$P_{I/O}$ = Power dissipation on input and output pins — user determined

For most applications, $P_{I/O} \ll P_{int}$ and can be neglected. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

$$P_D = K \div (T_J + 273^\circ\text{C}) \quad \text{Eqn. 2}$$

Solving Equation 1 and Equation 2 for K gives:

$$K = P_D \times (T_A + 273^\circ\text{C}) + \theta_{JA} \times (P_D)^2 \quad \text{Eqn. 3}$$

where K is a constant pertaining to the particular part. K can be determined from Equation 3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving Equation 1 and Equation 2 iteratively for any value of T_A .

3.4 Electrostatic Discharge (ESD) Protection Characteristics

Although damage from static discharge is much less common on these devices than on early CMOS circuits, normal handling precautions must be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage. This device was qualified to AEC-Q100 Rev E. A device is considered to have failed if, after exposure to ESD pulses, the device no longer meets the device specification requirements. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Table 5. ESD Protection Characteristics

Parameter	Symbol	Value	Unit
ESD Target for Machine Model (MM) — MM circuit description	V_{THMM}	200	V
ESD Target for Human Body Model (HBM) — HBM circuit description	V_{THHBM}	2000	V

3.5 DC Characteristics

This section includes information about power supply requirements, I/O pin characteristics, and power supply current in various operating modes.

Table 6. DC Characteristics

Num	C	Parameter	Symbol	Min	Typical ¹	Max	Unit
1		Operating voltage ²	—	2.7	—	5.5	V

Table 6. DC Characteristics (continued)

Num	C	Parameter	Symbol	Min	Typical ¹	Max	Unit
2	P	Output high voltage — Low drive (PTxDSn = 0) 5 V, I _{Load} = -2 mA 3 V, I _{Load} = -0.6 mA 5 V, I _{Load} = -0.4 mA 3 V, I _{Load} = -0.24 mA	V _{OH}	V _{DD} - 1.5 V _{DD} - 1.5 V _{DD} - 0.8 V _{DD} - 0.8	— — — —	— — — —	V
		Output high voltage — High drive (PTxDSn = 1) 5 V, I _{Load} = -10 mA 3 V, I _{Load} = -3 mA 5 V, I _{Load} = -2 mA 3 V, I _{Load} = -0.4 mA		V _{DD} - 1.5 V _{DD} - 1.5 V _{DD} - 0.8 V _{DD} - 0.8	— — — —	— — — —	
3	P	Output low voltage — Low drive (PTxDSn = 0) 5 V, I _{Load} = 2 mA 3 V, I _{Load} = 0.6 mA 5 V, I _{Load} = 0.4 mA 3 V, I _{Load} = 0.24 mA	V _{OL}	1.5 1.5 0.8 0.8	— — — —	— — — —	V
		Output low voltage — High drive (PTxDSn = 1) 5 V, I _{Load} = 10 mA 3 V, I _{Load} = 3 mA 5 V, I _{Load} = 2 mA 3 V, I _{Load} = 0.4 mA		1.5 1.5 0.8 0.8	— — — —	— — — —	
4	P	Output high current — Max total I _{OH} for all ports 5 V 3 V	I _{OHT}	— —	— —	100 60	mA
5	P	Output low current — Max total I _{OL} for all ports 5 V 3 V	I _{OLT}	— —	— —	100 60	mA
6	P	Input high voltage; all digital inputs	V _{IH}	0.65 × V _{DD}	—	—	V
7	P	Input low voltage; all digital inputs	V _{IL}	—	—	0.35 × V _{DD}	
8	P	Input hysteresis; all digital inputs	V _{hys}	0.06 × V _{DD}	—	—	mV
9	P	Input leakage current; input only pins ³	I _{In}	—	0.1	1	μA
10	P	High Impedance (off-state) leakage current ³	I _{OZ}	—	0.1	1	μA
11	P	Internal pullup resistors ⁴	R _{PU}	20	45	65	kΩ
12	P	Internal pulldown resistors ⁵	R _{PD}	20	45	65	kΩ
13	C	Internal pullup resistor to USB DP (to V _{USB33})	R _{PUPD}	900	—	1575	kΩ
		Idle Transmit		1425	—	3090	
14	C	Input capacitance; all non-supply pins	C _{In}	—	—	8	pF
15	C	RAM retention voltage	V _{RAM}	0.6	1.0	—	V
16	P	POR rearm voltage	V _{POR}	0.9	1.4	2.0	V
17	D	POR rearm time	t _{POR}	10	—	—	μs

Table 6. DC Characteristics (continued)

Num	C	Parameter	Symbol	Min	Typical ¹	Max	Unit
18	P	Low-voltage detection threshold — high range V_{DD} falling V_{DD} rising	V_{LVD1}	3.9 4.0	4.0 4.1	4.1 4.2	V
19	P	Low-voltage detection threshold — low range V_{DD} falling V_{DD} rising	V_{LVD0}	2.48 2.54	2.56 2.62	2.64 2.70	V
20	C	Low-voltage warning threshold — high range 1 V_{DD} falling V_{DD} rising	V_{LVW3}	4.5 4.6	4.6 4.7	4.7 4.8	V
21	P	Low-voltage warning threshold — high range 0 V_{DD} falling V_{DD} rising	V_{LVW2}	4.2 4.3	4.3 4.4	4.4 4.5	V
22	P	Low-voltage warning threshold low range 1 V_{DD} falling V_{DD} rising	V_{LVW1}	2.84 2.90	2.92 2.98	3.00 3.06	V
23	C	Low-voltage warning threshold — low range 0 V_{DD} falling V_{DD} rising	V_{LVW0}	2.66 2.72	2.74 2.80	2.82 2.88	V
24	T	Low-voltage inhibit reset/recover hysteresis 5 V 3 V	V_{hys}	— —	100 60	— —	mV

¹ Typical values are based on characterization data at 25 °C unless otherwise stated.

² Operating voltage with USB enabled can be found in [Section 3.11, “USB Electricals.”](#)

³ Measured with $V_{In} = V_{DD}$ or V_{SS} .

⁴ Measured with $V_{In} = V_{SS}$.

⁵ Measured with $V_{In} = V_{DD}$.




Figure 4. Typical I_{OH} (Low Drive) vs $V_{DD}-V_{OH}$ at $V_{DD} = 3\text{ V}$




Figure 5. Typical I_{OH} (High Drive) vs $V_{DD}-V_{OH}$ at $V_{DD} = 3\text{ V}$




Figure 6. Typical I_{OH} (Low Drive) vs $V_{DD}-V_{OH}$ at $V_{DD} = 5\text{ V}$




Figure 7. Typical I_{OH} (High Drive) vs $V_{DD}-V_{OH}$ at $V_{DD} = 5\text{ V}$




Figure 10. I_{OL} vs V_{OL} (Low Drive) at V_{DD} = 3 V




Figure 11. I_{OL} vs V_{OL} (High Drive) at V_{DD} = 3 V

3.6 Supply Current Characteristics

Table 7. Supply Current Characteristics

Num	C	Parameter	Symbol	V _{DD} (V)	Typical ¹	Max ²	Unit
1	C	Run supply current ³ measured at (CPU clock = 2 MHz, f _{BUS} = 1 MHz, BLPE mode)	R _I DD	5	1.03	—	mA
				3	0.83	—	
2	P	Run supply current ³ measured at (CPU clock = 48 MHz, f _{BUS} = 24 MHz, PEE mode, all module on)	R _I DD	5	19.93	—	mA
				3	18.74	—	
3	P	Stop2 mode supply current	S2I _{DD}	5	1.36	—	μA
				3	1.18	—	μA
4	P	Stop3 mode supply current, all module off	S3I _{DD}	5	1.50	—	μA
				3	1.31	—	μA
5	P	RTC adder to stop2 or stop3 ³ , 25 °C	ΔI _{SRTC}	5	300	—	nA
				3	300	—	nA
6	P	LVD adder to stop3 (LVDE = LVDSE = 1)	ΔI _{SLVD}	5	106.7	—	μA
				3	95.6	—	μA
7	P	Adder to stop3 for oscillator enabled ⁴ (ERCLKEN = 1 and EREFSTEN = 1)	ΔI _{SOSC}	5	5.6	—	μA
				3	5.3	—	μA
8	T	USB module enable current ⁵	ΔI _{USB} E	5	1.5	—	mA
9	T	USB suspend current ⁶	I _{SUSP}	5	273.3	—	μA

¹ Typicals are measured at 25 °C. See Figure 12 through Figure 10 for typical curves across voltage/temperature.

² Values given here are preliminary estimates prior to completing characterization.

³ Most customers are expected to find that auto-wakeup from stop2 or stop3 can be used instead of the higher current wait mode. Wait mode typical is 560 μA at 5 V and 422 μA at 3 V with f_{BUS} = 1 MHz.

⁴ Values given under the following conditions: low range operation (RANGE = 0), low power mode (HGO = 0).

⁵ Here USB module is enabled and clocked at 48 MHz (USBEN = 1, USBVREN = 1, USBPHYEN = 1 and USBPU = 1), and D+ and D– pulled down by two 15.1 kΩ resistors independently. The current consumption may be much higher when the packets are being transmitted through the attached cable.

⁶ MCU enters stop3 mode, USB bus in idle state. The USB suspend current will be dominated by the D+ pullup resistor.




Figure 12. Typical Run I_{DD} for PEE, FBE and BLPE Modes (I_{DD} vs. V_{DD})

3.7 External Oscillator (XOSC) Characteristics

Table 8. Oscillator Electrical Specifications (Temperature Range = -40 to 85°C Ambient)

Num	C	Rating	Symbol	Min	Typ ¹	Max	Unit
1	C	Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1)					
		Low range (RANGE = 0)	f_{lo}	32	—	38.4	kHz
		High range (RANGE = 1) FEE or FBE mode ²	f_{hi-rtl}	1	—	5	MHz
		High range (RANGE = 1) PEE or PBE mode ³	f_{hi-pll}	1	—	16	MHz
		High range (RANGE = 1, HGO = 1) BLPE mode	f_{hi-hgo}	1	—	16	MHz
High range (RANGE = 1, HGO = 0) BLPE mode	f_{hi-lp}	1	—	8	MHz		
2	—	Load capacitors	C_1, C_2	See crystal or resonator manufacturer's recommendation.			
3	—	Feedback resistor	R_F	—	10	—	M Ω
		Low range (32 kHz to 38.4 kHz) High range (1 MHz to 16 MHz)		—	1	—	
4	—	Series resistor	R_S	—	0	—	k Ω
		Low range, low gain (RANGE = 0, HGO = 0)		—	100	—	
		Low range, high gain (RANGE = 0, HGO = 1)		—	0	—	
		High range, low gain (RANGE = 1, HGO = 0)		—	0	—	
		High range, high gain (RANGE = 1, HGO = 1)		—	0	—	
≥ 8 MHz	—	0	0	ms			
4 MHz	—	0	10				
1 MHz	—	0	20				
5	T	Crystal start-up time ⁴	$t_{CSTL-LP}$ $t_{CSTL-HGO}$ $t_{CSTH-LP}$ $t_{CSTH-HGO}$	—	200	—	ms
		Low range, low gain (RANGE = 0, HGO = 0)		—	400	—	
		Low range, high gain (RANGE = 0, HGO = 1)		—	5	—	
		High range, low gain (RANGE = 1, HGO = 0) ⁵		—	15	—	
High range, high gain (RANGE = 1, HGO = 1) ⁵	—	15	—				
6	T	Square wave input clock frequency (EREFS = 0, ERCLKEN = 1)	f_{extal}	0.03125	—	5	MHz
		FEE or FBE mode ²		1	—	16	
		PEE or PBE mode ³ BLPE mode		0	—	40	


¹ Typical data was characterized at 3.0 V, 25 °C or is recommended value.

² When MCG is configured for FEE or FBE mode, input clock source must be divided using RDIV to within the range of 31.25 kHz to 39.0625 kHz.

³ When MCG is configured for PEE or PBE mode, input clock source must be divided using RDIV to within the range of 1 MHz to 2 MHz.

⁴ This parameter is characterized and not tested on each device. Proper PC board layout procedures must be followed to achieve specifications.

⁵ 4 MHz crystal.



- ³ Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{BUS} . Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V_{DD} and V_{SS} and variation in crystal oscillator frequency increase the C_{Jitter} percentage for a given interval.
- ⁴ Jitter measurements are based upon a 48 MHz clock frequency.
- ⁵ 625 ns represents 5 time quanta for CAN applications, under worst case conditions of 8 MHz CAN bus clock, 1 Mbps CAN bus speed, and 8 time quanta per bit for bit time settings. 5 time quanta is the minimum time between a synchronization edge and the sample point of a bit using 8 time quanta per bit.
- ⁶ Below D_{lock} minimum, the MCG is guaranteed to enter lock. Above D_{lock} maximum, the MCG will not enter lock. But if the MCG is already in lock, then the MCG may stay in lock.
- ⁷ Below D_{unl} minimum, the MCG will not exit lock if already in lock. Above D_{unl} maximum, the MCG is guaranteed to exit lock.

3.9 AC Characteristics

This section describes AC timing characteristics for each peripheral system.

3.9.1 Control Timing

Figure 13. Control Timing

Num	C	Parameter	Symbol	Min	Typical ¹	Max	Unit
1	D	Bus frequency ($t_{cyc} = 1/f_{BUS}$)	f_{BUS}	DC	—	24	MHz
2	D	Internal low-power oscillator period	t_{LPO}	700	—	1300	μ s
3	D	External reset pulse width ² ($t_{cyc} = 1/f_{Self_reset}$)	t_{extrst}	$1.5 \times t_{Self_reset}$	—	—	ns
4	D	Reset low drive	t_{rstdrv}	$66 \times t_{cyc}$	—	—	ns
5	D	Active background debug mode latch setup time	t_{MSSU}	25	—	—	ns
6	D	Active background debug mode latch hold time	t_{MSH}	25	—	—	ns
7	D	IRQ pulse width Asynchronous path ² Synchronous path ³	t_{ILIH}, t_{IHIL}	100 $1.5 \times t_{cyc}$	—	—	ns
8	D	KBIPx pulse width Asynchronous path ² Synchronous path ³	t_{ILIH}, t_{IHIL}	100 $1.5 \times t_{cyc}$	—	—	ns
9	C	Port rise and fall time (load = 50 pF) ⁴ Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t_{Rise}, t_{Fall}	— —	3 30	— —	ns

- ¹ Typical values are based on characterization data at $V_{DD} = 5.0$ V, 25 °C unless otherwise stated.
- ² This is the shortest pulse that is guaranteed to be recognized as a reset pin request. Shorter pulses are not guaranteed to override reset requests from internal sources.
- ³ This is the minimum pulse width guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.
- ⁴ Timing is shown with respect to 20% V_{DD} and 80% V_{DD} levels. Temperature range -40° C to 85° C.




Figure 14. Reset Timing




Figure 15. IRQ/KBIPx Timing

3.9.2 Timer/PWM (TPM) Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

Table 10. TPM Input Timing

Num	C	Function	Symbol	Min	Max	Unit
1	D	External clock frequency	f_{TPMext}	dc	$f_{Bus}/4$	MHz
2	D	External clock period	t_{TPMext}	4	—	t_{cyc}
3	D	External clock high time	t_{clkh}	1.5	—	t_{cyc}
4	D	External clock low time	t_{clkl}	1.5	—	t_{cyc}
5	D	Input capture pulse width	t_{ICPW}	1.5	—	t_{cyc}




Figure 16. Timer External Clock

Table 11. SPI Electrical Characteristic

Num ¹	C	Characteristic ²	Symbol	Min	Typical	Max	Unit
1	D	Operating frequency ³ Master Slave	f_{op} f_{op}	$f_{Bus}/2048DC$	— —	$f_{Bus}/2$ $f_{Bus}/4$	Hz
2	D	Cycle time Master Slave	t_{SCK} t_{SCK}	2 4	— —	2048 —	t_{cyc}
3	D	Enable lead time Master Slave	t_{Lead} t_{Lead}	— —	1/2 1/2	— —	t_{SCK}
4	D	Enable lag time Master Slave	t_{Lag} t_{Lag}	— —	1/2 1/2	— —	t_{SCK}
5	D	Clock (SPSCK) high time Master Slave	t_{SCKH}	— $1/2 t_{SCK} - 25$	$1/2 t_{SCK}$ $1/2 t_{SCK}$	— —	ns
6	D	Clock (SPSCK) low time Master Slave	t_{SCKL}	— $1/2 t_{SCK} - 25$	$1/2 t_{SCK}$ $1/2 t_{SCK}$	— —	ns
7	D	Data setup time (inputs) Master Slave	$t_{SI(M)}$ $t_{SI(S)}$	30 30	— —	— —	ns
8	D	Data hold time (inputs) Master Slave	$t_{HI(M)}$ $t_{HI(S)}$	30 30	— —	— —	ns
9	D	Access time, slave ⁴	t_A	—	—	40	ns
10	D	Disable time, slave ⁵	t_{dis}	—	—	40	ns
11	D	Data setup time (outputs) Master Slave	t_{SO} t_{SO}	— —	— —	25 25	ns
12	D	Data hold time (outputs) Master Slave	t_{HO} t_{HO}	-10 -10	— —	— —	ns


¹ Refer to Figure 18 through Figure 21.

² All timing is shown with respect to 20% V_{DD} and 80% V_{DD} , unless noted; 50 pF load on all SPI pins. All timing assumes slew rate control disabled and high drive strength enabled for SPI output pins.

³ The maximum frequency is 8 MHz when input filter on SPI pins is disabled.

⁴ Time to data active from high-impedance state.


⁵ Hold time to high-impedance state.



NOTES:

1. \overline{SS} output mode (MODFEN = 1, SSOE = 1).
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.


Figure 18. SPI Master Timing (CPHA = 0)



NOTES:

1. \overline{SS} output mode (MODFEN = 1, SSOE = 1).
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.


Figure 19. SPI Master Timing (CPHA = 1)



NOTE:

- 1. Not defined but normally MSB of character just received

Figure 20. SPI Slave Timing (CPHA = 0)



NOTE:

- 1. Not defined but normally LSB of character just received

Figure 21. SPI Slave Timing (CPHA = 1)

3.11 Flash Specifications


This section provides details about program/erase times and program-erase endurance for the flash memory. Program and erase operations do not require any special power sources other than the normal V_{DD} supply.

Table 14. External 3.3 V Voltage Regulator Supply for V_{usb33} Pin

	Symbol	Min	Typical	Max	Unit
External 3.3 V regulator output current	—	39	—	—	mA

4 Ordering Information

This section contains ordering information for Device Numbering System. See below for an example of the device numbering system.



4.1 Package Information


Table 15. Package Descriptions

Pin Count	Package Type	Abbreviation	Designator	Case No.	Document No.
24	Quad Flat No-Leads	QFN	FK	1982-01	98ARL10608D
20	Wide Body Small Outline Integrated Circuit	W-SOIC	WJ	751D	98ASB42343B

4.2 Mechanical Drawings

The following pages contain mechanical specifications for MC9S08JS16 series package options.

- 24-pin QFN (quad flat no-lead)
- 20-pin W-SOIC (wide body small outline integrated circuit)




TITLE: THERMALLY ENHANCED QUAD
FLAT NON-LEADED PACKAGE (QFN)
24 TERMINAL, 0.65 PITCH (5 X 5 X 1)

CASE NUMBER: 1982-01

STANDARD: JEDEC-MO-220 VHHC-1

PACKAGE CODE: 6238

SHEET: 1 OF 4



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE	PRINT VERSION NOT TO SCALE	
TITLE: 20LD SOIC W/B, 1.27 PITCH CASE-OUTLINE	DOCUMENT NO: 98ASB42343B	REV: J	
	CASE NUMBER: 751D-07	23 MAR 2005	
	STANDARD: JEDEC MS-013AC		



NOTES:

1. DIMENSIONS ARE IN MILLIMETERS.
2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
3. DATUMS A AND B TO BE DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
4. THIS DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURRS. MOLD FLASH, PROTRUSION OR GATE BURRS SHALL NOT EXCEED 0.15 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
5. THIS DIMENSION DOES NOT INCLUDE INTER-LEAD FLASH OR PROTRUSIONS. INTER-LEAD FLASH AND PROTRUSIONS SHALL NOT EXCEED 0.25 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
6. THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.62 mm.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE	PRINT VERSION NOT TO SCALE	
TITLE: 20LD SOIC W/B, 1.27 PITCH, CASE OUTLINE	DOCUMENT NO: 98ASB42343B	REV: J	
	CASE NUMBER: 751D-07	23 MAR 2005	
	STANDARD: JEDEC MS-013AC		