

Welcome to **E-XFL.COM** 

Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems

Embedded - System On Chip (SoC) refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

What are **Embedded - System On Chip (SoC)**?

**System On Chip (SoC)** integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions. SoCs combine a central

| Details                    |   |
|----------------------------|---|
| Product Status             | Active  |
| Architecture               | MCU, FPGA   |
| Core Processor             | Quad ARM® Cortex®-A53 MPCore™ with CoreSight™, Dual ARM®Cortex™-R5 with CoreSight™, ARM Mali™-400 MP2 |
| Flash Size                 | -   |
| RAM Size                   | 256KB   |
| Peripherals                | DMA, WDT  |
| Connectivity               | CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, MMC/SD/SDIO, SPI, UART/USART, USB OTG                    |
| Speed                      | 500MHz, 600MHz, 1.2GHz  |
| Primary Attributes         | Zynq®UltraScale+™ FPGA, 154K+ Logic Cells   |
| Operating<br>Temperature   | -40°C ~ 100°C (TJ)  |
| Package / Case             | 484-BFBGA, FCBGA  |
| Supplier Device<br>Package | 484-FCBGA (19x19)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/xilinx/xczu3eg-l1sbva484i  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



#### ARM Mali-400 Based GPU

- Supports OpenGL ES 1.1 and 2.0
- Supports OpenVG 1.1
- GPU frequency: Up to 667MHz
- Single Geometry Processor, Two Pixel Processors
- Pixel Fill Rate: 2 Mpixels/sec/MHz
- Triangle Rate: 0.11 Mtriangles/sec/MHz
- 64KB L2 Cache
- Power island gating

## **External Memory Interfaces**

- Multi-protocol dynamic memory controller
- 32-bit or 64-bit interfaces to DDR4, DDR3, DDR3L, or LPDDR3 memories, and 32-bit interface to LPDDR4 memory
- ECC support in 64-bit and 32-bit modes
- Up to 32GB of address space using single or dual rank of 8-, 16-, or 32-bit-wide memories
- Static memory interfaces
  - eMMC4.51 Managed NAND flash support
  - ONFI3.1 NAND flash with 24-bit ECC
  - 1-bit SPI, 2-bit SPI, 4-bit SPI (Quad-SPI), or two Quad-SPI (8-bit) serial NOR flash

### **8-Channel DMA Controller**

- Two DMA controllers of 8-channels each
- Memory-to-memory, memory-to-peripheral, peripheral-to-memory, and scatter-gather transaction support

#### **Serial Transceivers**

- Four dedicated PS-GTR receivers and transmitters supports up to 6.0Gb/s data rates
  - Supports SGMII tri-speed Ethernet, PCI Express® Gen2, Serial-ATA (SATA), USB3.0, and DisplayPort

# **Dedicated I/O Peripherals and Interfaces**

- PCI Express Compliant with PCIe® 2.1 base specification
  - Root complex and End Point configurations
  - o x1, x2, and x4 at Gen1 or Gen2 rates
- SATA Host
  - 1.5, 3.0, and 6.0Gb/s data rates as defined by SATA Specification, revision 3.1
  - Supports up to two channels
- DisplayPort Controller
  - Up to 5.4Gb/s rate
  - Up to two TX lanes (no RX support)

- Four 10/100/1000 tri-speed Ethernet MAC peripherals with IEEE Std 802.3 and IEEE Std 1588 revision 2.0 support
  - Scatter-gather DMA capability
  - Recognition of IEEE Std 1588 rev.2 PTP frames
  - o GMII, RGMII, and SGMII interfaces
  - Jumbo frames
- Two USB 3.0/2.0 Device, Host, or OTG peripherals, each supporting up to 12 endpoints
  - o USB 3.0/2.0 compliant device IP core
  - Super-speed, high- speed, full-speed, and low-speed modes
  - Intel XHCI- compliant USB host
- Two full CAN 2.0B-compliant CAN bus interfaces
  - o CAN 2.0-A and CAN 2.0-B and ISO 118981-1 standard compliant
- Two SD/SDIO 2.0/eMMC4.51 compliant controllers
- Two full-duplex SPI ports with three peripheral chip selects
- Two high-speed UARTs (up to 1Mb/s)
- Two master and slave I2C interfaces
- Up to 78 flexible multiplexed I/O (MIO) (up to three banks of 26 I/Os) for peripheral pin assignment
- Up to 96 EMIOs (up to three banks of 32 I/Os) connected to the PL

#### Interconnect

- High-bandwidth connectivity within PS and between PS and PL
- ARM AMBA® AXI4-based
- QoS support for latency and bandwidth control
- Cache Coherent Interconnect (CCI)

### **System Memory Management**

- System Memory Management Unit (SMMU)
- Xilinx Memory Protection Unit (XMPU)

### **Platform Management Unit**

- Power gates PS peripherals, power islands, and power domains
- Clock gates PS peripheral user firmware option

## **Configuration and Security Unit**

- Boots PS and configures PL
- Supports secure and non-secure boot modes

### **System Monitor in PS**

• On-chip voltage and temperature sensing



## **Programmable Logic (PL)**

## **Configurable Logic Blocks (CLB)**

- Look-up tables (LUT)
- Flip-flops
- Cascadable adders

#### 36Kb Block RAM

- True dual-port
- Up to 72 bits wide
- Configurable as dual 18Kb

#### **UltraRAM**

- 288Kb dual-port
- 72 bits wide
- Error checking and correction

### **DSP Blocks**

- 27 x 18 signed multiply
- 48-bit adder/accumulator
- 27-bit pre-adder

### **Programmable I/O Blocks**

- Supports LVCMOS, LVDS, and SSTL
- 1.0V to 3.3V I/O
- Programmable I/O delay and SerDes

## JTAG Boundary-Scan

• IEEE Std 1149.1 Compatible Test Interface

### **PCI Express**

- Supports Root complex and End Point configurations
- Supports up to Gen4 speeds
- Up to five integrated blocks in select devices

## 100G Ethernet MAC/PCS

- IEEE Std 802.3 compliant
- CAUI-10 (10x 10.3125Gb/s) or CAUI-4 (4x 25.78125Gb/s)
- RSFEC (IEEE Std 802.3bj) in CAUI-4 configuration
- Up to four integrated blocks in select devices

#### Interlaken

- Interlaken spec 1.2 compliant
- 64/67 encoding
- 12 x 12.5Gb/s or 6 x 25Gb/s
- Up to four integrated blocks in select devices

## Video Encoder/Decoder (VCU)

- Available in EV devices
- Accessible from either PS or PL
- Simultaneous encode and decode
- H.264 and H.265 support

### **System Monitor in PL**

- On-chip voltage and temperature sensing
- 10-bit 200KSPS ADC with up to 17 external inputs



## **Feature Summary**

Table 1: Zynq UltraScale+ MPSoC: CG Device Feature Summary

|   | ZU2CG   | ZU3CG          | ZU4CG                     | ZU5CG                           | ZU6CG                    | ZU7CG         | ZU9CG         |  |
|---|---|----------------|---------------------------|---------------------------------|--------------------------|---------------|---------------|--|
| Application Processing Unit             | Dual-core ARM Cortex-A53 MPCore with CoreSight; NEON & Single/Double Precision Floating Point; 32KB/32KB L1 Cache, 1MB L2 Cache |                |                           |                                 |                          |               |               |  |
| Real-Time Processing Unit               | Dual-core ARM Cortex-R5 with CoreSight; Single/Double Precision Floating Point; 32KB/32KB L1 Cache, and TCM                     |                |                           |                                 |                          |               |               |  |
| Embedded and External<br>Memory         | 256K  | (B On-Chip Mer | mory w/ECC; E<br>External | xternal DDR4;<br>Quad-SPI; NAN  | DDR3; DDR3L;<br>ID; eMMC | ; LPDDR4; LPD | DR3;          |  |
| General Connectivity                    | 214 PS I/O;   | UART; CAN; U   | SB 2.0; I2C; S            | PI; 32b GPIO;<br>Timer Counters | Real Time Cloc           | k; WatchDog T | imers; Triple |  |
| High-Speed Connectivity                 | 4   | PS-GTR; PCIe   | Gen1/2; Seria             | ıl ATA 3.1; Disp                | olayPort 1.2a;           | USB 3.0; SGMI | I             |  |
| System Logic Cells                      | 103,320   | 154,350        | 192,150                   | 256,200                         | 469,446                  | 504,000       | 599,550       |  |
| CLB Flip-Flops                          | 94,464  | 141,120        | 175,680                   | 234,240                         | 429,208                  | 460,800       | 548,160       |  |
| CLB LUTs                                | 47,232  | 70,560         | 87,840                    | 117,120                         | 214,604                  | 230,400       | 274,080       |  |
| Distributed RAM (Mb)                    | 1.2   | 1.8            | 2.6                       | 3.5                             | 6.9                      | 6.2           | 8.8           |  |
| Block RAM Blocks                        | 150   | 216            | 128                       | 144                             | 714                      | 312           | 912           |  |
| Block RAM (Mb)                          | 5.3   | 7.6            | 4.5                       | 5.1                             | 25.1                     | 11.0          | 32.1          |  |
| UltraRAM Blocks                         | 0   | 0              | 48                        | 64                              | 0                        | 96            | 0             |  |
| UltraRAM (Mb)                           | 0   | 0              | 14.0                      | 18.0                            | 0                        | 27.0          | 0             |  |
| DSP Slices                              | 240   | 360            | 728                       | 1,248                           | 1,973                    | 1,728         | 2,520         |  |
| CMTs                                    | 3   | 3              | 4                         | 4                               | 4                        | 8             | 4             |  |
| Max. HP I/O <sup>(1)</sup>              | 156   | 156            | 156                       | 156                             | 208                      | 416           | 208           |  |
| Max. HD I/O <sup>(2)</sup>              | 96  | 96             | 96                        | 96                              | 120                      | 48            | 120           |  |
| System Monitor                          | 2   | 2              | 2                         | 2                               | 2                        | 2             | 2             |  |
| GTH Transceiver 16.3Gb/s <sup>(3)</sup> | 0   | 0              | 16                        | 16                              | 24                       | 24            | 24            |  |
| GTY Transceivers 32.75Gb/s              | 0   | 0              | 0                         | 0                               | 0                        | 0             | 0             |  |
| Transceiver Fractional PLLs             | 0   | 0              | 8                         | 8                               | 12                       | 12            | 12            |  |
| PCIe Gen3 x16 and Gen4 x8               | 0   | 0              | 2                         | 2                               | 0                        | 2             | 0             |  |
| 150G Interlaken                         | 0   | 0              | 0                         | 0                               | 0                        | 0             | 0             |  |
| 100G Ethernet w/ RS-FEC                 | 0   | 0              | 0                         | 0                               | 0                        | 0             | 0             |  |

#### Notes:

- 1. HP = High-performance I/O with support for I/O voltage from 1.0V to 1.8V.
- HD = High-density I/O with support for I/O voltage from 1.2V to 3.3V.
  GTH transceivers in the SFVC784 package support data rates up to 12.5Gb/s. See Table 2.



Table 3: Zynq UltraScale+ MPSoC: EG Device Feature Summary

|   | ZU2EG   | ZU3EG   | ZU4EG        | ZU5EG          | ZU6EG         | ZU7EG          | ZU9EG         | ZU11EG         | ZU15EG      | ZU17EG     | ZU19EG    |
|---|---------|---|--------------|----------------|---------------|----------------|---------------|----------------|-------------|------------|-----------|
| Application Processing Unit             | Quad-co | re ARM Corte  | x-A53 MPCore | e with CoreSiç | ght; NEON & S | Single/Double  | Precision Flo | ating Point; 3 | 2KB/32KB L1 | Cache, 1MB | L2 Cache  |
| Real-Time Processing Unit               |         | Dual-core ARM Cortex-R5 with CoreSight; Single/Double Precision Floating Point; 32KB/32KB L1 Cache, and TCM |              |                |               |                |               |                |             |            |           |
| Embedded and External<br>Memory         |         | 256KB On-Chip Memory w/ECC; External DDR4; DDR3; DDR3L; LPDDR4; LPDDR3; External Quad-SPI; NAND; eMMC       |              |                |               |                |               |                |             |            |           |
| General Connectivity                    |         | 214 PS I/O; UART; CAN; USB 2.0; I2C; SPI; 32b GPIO; Real Time Clock; WatchDog Timers; Triple Timer Counters |              |                |               |                |               |                |             |            |           |
| High-Speed Connectivity                 |         |   | 4 PS         | S-GTR; PCIe C  | Sen1/2; Seria | I ATA 3.1; Dis | playPort 1.2a | ; USB 3.0; S   | GMII        |            |           |
| Graphic Processing Unit                 |         |   |              |                | ARM Mali™-    | 400 MP2; 64I   | KB L2 Cache   |                |             |            |           |
| System Logic Cells                      | 103,320 | 154,350   | 192,150      | 256,200        | 469,446       | 504,000        | 599,550       | 653,100        | 746,550     | 926,194    | 1,143,450 |
| CLB Flip-Flops                          | 94,464  | 141,120   | 175,680      | 234,240        | 429,208       | 460,800        | 548,160       | 597,120        | 682,560     | 846,806    | 1,045,440 |
| CLB LUTs                                | 47,232  | 70,560  | 87,840       | 117,120        | 214,604       | 230,400        | 274,080       | 298,560        | 341,280     | 423,403    | 522,720   |
| Distributed RAM (Mb)                    | 1.2     | 1.8   | 2.6          | 3.5            | 6.9           | 6.2            | 8.8           | 9.1            | 11.3        | 8.0        | 9.8       |
| Block RAM Blocks                        | 150     | 216   | 128          | 144            | 714           | 312            | 912           | 600            | 744         | 796        | 984       |
| Block RAM (Mb)                          | 5.3     | 7.6   | 4.5          | 5.1            | 25.1          | 11.0           | 32.1          | 21.1           | 26.2        | 28.0       | 34.6      |
| UltraRAM Blocks                         | 0       | 0   | 48           | 64             | 0             | 96             | 0             | 80             | 112         | 102        | 128       |
| UltraRAM (Mb)                           | 0       | 0   | 14.0         | 18.0           | 0             | 27.0           | 0             | 22.5           | 31.5        | 28.7       | 36.0      |
| DSP Slices                              | 240     | 360   | 728          | 1,248          | 1,973         | 1,728          | 2,520         | 2,928          | 3,528       | 1,590      | 1,968     |
| CMTs                                    | 3       | 3   | 4            | 4              | 4             | 8              | 4             | 8              | 4           | 11         | 11        |
| Max. HP I/O <sup>(1)</sup>              | 156     | 156   | 156          | 156            | 208           | 416            | 208           | 416            | 208         | 572        | 572       |
| Max. HD I/O <sup>(2)</sup>              | 96      | 96  | 96           | 96             | 120           | 48             | 120           | 96             | 120         | 96         | 96        |
| System Monitor                          | 2       | 2   | 2            | 2              | 2             | 2              | 2             | 2              | 2           | 2          | 2         |
| GTH Transceiver 16.3Gb/s <sup>(3)</sup> | 0       | 0   | 16           | 16             | 24            | 24             | 24            | 32             | 24          | 44         | 44        |
| GTY Transceivers 32.75Gb/s              | 0       | 0   | 0            | 0              | 0             | 0              | 0             | 16             | 0           | 28         | 28        |
| Transceiver Fractional PLLs             | 0       | 0   | 8            | 8              | 12            | 12             | 12            | 24             | 12          | 36         | 36        |
| PCIe Gen3 x16 and Gen4 x8               | 0       | 0   | 2            | 2              | 0             | 2              | 0             | 4              | 0           | 4          | 5         |
| 150G Interlaken                         | 0       | 0   | 0            | 0              | 0             | 0              | 0             | 1              | 0           | 2          | 4         |
| 100G Ethernet w/ RS-FEC                 | 0       | 0   | 0            | 0              | 0             | 0              | 0             | 2              | 0           | 2          | 4         |

#### Notes:

- 1. HP = High-performance I/O with support for I/O voltage from 1.0V to 1.8V.
- HD = High-density I/O with support for I/O voltage from 1.2V to 3.3V.
  GTH transceivers in the SFVC784 package support data rates up to 12.5Gb/s. See Table 4.



Table 6: Zynq UltraScale+ MPSoC: EV Device-Package Combinations and Maximum I/Os

| Package (1)(2)(3)(4)   | Package         | ZU4EV              | ZU5EV              | ZU7EV              |
|------------------------|-----------------|--------------------|--------------------|--------------------|
|                        | Dimensions (mm) | HD, HP<br>GTH, GTY | HD, HP<br>GTH, GTY | HD, HP<br>GTH, GTY |
| SFVC784 <sup>(5)</sup> | 23x23           | 96, 156<br>4, 0    | 96, 156<br>4, 0    |                    |
| FBVB900                | 31x31           | 48, 156<br>16, 0   | 48, 156<br>16, 0   | 48, 156<br>16, 0   |
| FFVC1156               | 35x35           |                    |                    | 48, 312<br>20, 0   |
| FFVF1517               | 40x40           |                    |                    | 48, 416<br>24, 0   |

#### Notes:

- 1. Go to Ordering Information for package designation details.
- 2. FB/FF packages have 1.0mm ball pitch. SF packages have 0.8mm ball pitch.
- 3. All device package combinations bond out 4 PS-GTR transceivers.
- 4. Packages with the same last letter and number sequence, e.g., C784, are footprint compatible with all other UltraScale devices with the same sequence. The footprint compatible devices within this family are outlined.
- 5. GTH transceivers in the SFVC784 package support data rates up to 12.5Gb/s.

## **Zynq UltraScale+ MPSoCs**

A comprehensive device family, Zynq UltraScale+ MPSoCs offer single-chip, all programmable, heterogeneous multiprocessors that provide designers with software, hardware, interconnect, power, security, and I/O programmability. The range of devices in the Zynq UltraScale+ MPSoC family allows designers to target cost-sensitive as well as high-performance applications from a single platform using industry-standard tools. While each Zynq UltraScale+ MPSoC contains the same PS, the PL, Video hard blocks, and I/O resources vary between the devices.

Table 7: Zynq UltraScale+ MPSoC Device Features

|     | CG Devices               | EG Devices               | EV Devices               |
|-----|--------------------------|--------------------------|--------------------------|
| APU | Dual-core ARM Cortex-A53 | Quad-core ARM Cortex-A53 | Quad-core ARM Cortex-A53 |
| RPU | Dual-core ARM Cortex-R5  | Dual-core ARM Cortex-R5  | Dual-core ARM Cortex-R5  |
| GPU | -                        | Mali-400MP2              | Mali-400MP2              |
| VCU | -                        | -                        | H.264/H.265              |

The Zynq UltraScale+ MPSoCs are able to serve a wide range of applications including:

- Automotive: Driver assistance, driver information, and infotainment
- Wireless Communications: Support for multiple spectral bands and smart antennas
- Wired Communications: Multiple wired communications standards and context-aware network services
- Data Centers: Software Defined Networks (SDN), data pre-processing, and analytics
- Smarter Vision: Evolving video-processing algorithms, object detection, and analytics
- Connected Control/M2M: Flexible/adaptable manufacturing, factory throughput, quality, and safety

The UltraScale MPSoC architecture provides processor scalability from 32 to 64 bits with support for virtualization, the combination of soft and hard engines for real-time control, graphics/video processing, waveform and packet processing, next-generation interconnect and memory, advanced power management, and technology enhancements that deliver multi-level security, safety, and reliability. Xilinx offers a large number of soft IP for the Zynq UltraScale+ MPSoC family. Stand-alone and Linux device drivers are available for the peripherals in the PS and the PL. Xilinx's Vivado® Design Suite, SDK™, and PetaLinux development environments enable rapid product development for software, hardware, and systems engineers. The ARM-based PS also brings a broad range of third-party tools and IP providers in combination with Xilinx's existing PL ecosystem.

The Zynq UltraScale+ MPSoC family delivers unprecedented processing, I/O, and memory bandwidth in the form of an optimized mix of heterogeneous processing engines embedded in a next-generation, high-performance, on-chip interconnect with appropriate on-chip memory subsystems. The heterogeneous processing and programmable engines, which are optimized for different application tasks, enable the Zynq UltraScale+ MPSoCs to deliver the extensive performance and efficiency required to address next-generation smarter systems while retaining backwards compatibility with the original Zynq-7000 All Programmable SoC family. The UltraScale MPSoC architecture also incorporates multiple levels of security, increased safety, and advanced power management, which are critical requirements of next-generation smarter systems. Xilinx's embedded UltraFast™ design methodology fully exploits the



### Real-Time Processing Unit (RPU)

- Dual-core ARM Cortex-R5 MPCores. Features associated with each core include:
  - o ARM v7-R Architecture (32-bit)
  - Operating target frequency: Up to 600MHz
  - A32/T32 instruction set support
  - o 4-way set-associative Level 1 caches (separate instruction and data, 32KB each) with ECC support
  - o Integrated Memory Protection Unit (MPU) per processor
  - 128KB Tightly Coupled Memory (TCM) with ECC support
  - o TCMs can be combined to become 256KB in lockstep mode
- Ability to operate in single-processor or dual-processor modes (split and lock-step)
- Little and big endian support
- Dedicated SWDT and two Triple Timer Counters (TTC)
- CoreSight debug and trace support
  - o Embedded Trace Macrocell (ETM) for instruction and trace
  - Cross trigger interface (CTI) enabling hardware breakpoints and triggers
- Optional eFUSE disable

# Full-Power Domain DMA (FPD-DMA) and Low-Power Domain DMA (LPD-DMA)

- Two general-purpose DMA controllers one in the full-power domain (FPD-DMA) and one in the low-power domain (LPD-DMA)
- Eight independent channels per DMA
- Multiple transfer types:
  - Memory-to-memory
  - Memory-to-peripheral
  - o Peripheral-to-memory and
  - Scatter-gather
- 8 peripheral interfaces per DMA
- TrustZone per DMA for optional secure operation



## **Xilinx Memory Protection Unit (XMPU)**

- Region based memory protection unit
- Up to 16 regions
- Each region supports address alignment of 1MB or 4KB
- Regions can overlap; the higher region number has priority
- Each region can be independently enabled or disabled
- Each region has a start and end address

## **Graphics Processing Unit (GPU)**

- Supports OpenGL ES 1.1 & 2.0
- Supports OpenVG 1.1
- Operating target frequency: up to 667MHz
- Single Geometry Processor and two Pixel processor
- Pixel Fill Rate: 2 Mpixel/sec/MHz
- Triangle Rate: 0.11 Mtriangles/sec/MHz
- 64KB Level 2 Cache (read-only)
- 4X and 16X Anti-aliasing Support
- ETC1 texture compression to reduce external memory bandwidth
- Extensive texture format support
  - o RGBA 8888, 565, 1556
  - o Mono 8, 16
  - YUV format support
- Automatic load balancing across different graphics shader engines
- 2D and 3D graphic acceleration
- Up to 4K texture input and 4K render output resolutions
- Each geometry processor and pixel processor supports 4KB page MMU
- Power island gating on each GPU engine and shared cache
- Optional eFUSE disable

## **Dynamic Memory Controller (DDRC)**

- DDR3, DDR3L, DDR4, LPDDR3, LPDDR4
- Target data rate: Up to 2400Mb/s DDR4 operation in -1 speed grade
- 32-bit and 64-bit bus width support for DDR4, DDR3, DDR3L, or LPDDR3 memories, and 32-bit bus width support for LPDDR4 memory
- ECC support (using extra bits)
- Up to a total DRAM capacity of 32GB



- Audio support
  - A single stream carries up to 8 LPCM channels at 192kHz with 24-bit resolution
  - Supports compressed formats including DRA, Dolby MAT, and DTS HD
  - Multi-Stream Transport can extend the number of audio channels
  - Audio copy protection
  - o 2-channel streaming or input from the PL
  - o Multi-channel non-streaming audio from a memory audio frame buffer
- Includes a System Time Clock (STC) compliant with ISO/IEC 13818-1
- Boot-time display using minimum resources

### **Platform Management Unit (PMU)**

- Performs system initialization during boot
- Acts as a delegate to the application and real-time processors during sleep state
- Initiates power-up and restart after the wake-up request
- Maintains the system power state at all time
- Manages the sequence of low-level events required for power-up, power-down, reset, clock gating, and power gating of islands and domains
- Provides error management (error handling and reporting)
- Provides safety check functions (e.g., memory scrubbing)

The PMU includes the following blocks:

- Platform management processor
- Fixed ROM for boot-up of the device
- 128KB RAM with ECC for optional user/firmware code
- Local and global registers to manage power-down, power-up, reset, clock gating, and power gating requests
- Interrupt controller with 16 interrupts from other modules and the inter-processor communication interface (IPI)
- GPI and GPO interfaces to and from PS I/O and PL
- JTAG interface for PMU debug
- Optional User-Defined Firmware



#### SPI

- Full-duplex operation offers simultaneous receive and transmit
- 128B deep read and write FIFO
- Master or slave SPI mode
- Up to 3 chip select lines
- Multi-master environment
- Identifies an error condition if more than one master detected
- Selectable master clock reference
- Software can poll for status or be interrupt driven

#### **12C**

- 128-bit buffer size
- Both normal (100kHz) and fast bus data rates (400kHz)
- Master or slave mode
- Normal or extended addressing
- I2C bus hold for slow host service

#### **GPIO**

- Up to 128 GPIO bits
  - Up to 78-bits from MIO and 96-bits from EMIO
- Each GPIO bit can be dynamically programmed as input or output
- Independent reset values for each bit of all registers
- Interrupt request generation for each GPIO signals
- Single Channel (Bit) write capability for all control registers include data output register, direction control register, and interrupt clear register
- Read back in output mode

#### CAN

- Conforms to the ISO 11898 -1, CAN2.0A, and CAN 2.0B standards
- Both standard (11-bit identifier) and extended (29-bit identifier) frames
- Bit rates up to 1Mb/s
- Transmit and Receive message FIFO with a depth of 64 messages
- Watermark interrupts for TXFIFO and RXFIFO
- Automatic re-transmission on errors or arbitration loss in normal mode
- Acceptance filtering of 4 acceptance filters



- 2 chip selects
- Programmable access timing
- 1.8V and 3.3V I/O
- Built-in DMA for improved performance

#### **Quad-SPI Controller**

- 4 bytes (32-bit) and 3 bytes (24-bit) address width
- Maximum SPI Clock at Master Mode at 150MHz
- Single, Dual-Parallel, and Dual-Stacked mode
- 32-bit AXI Linear Address Mapping Interface for read operation
- Up to 2 chip select signals
- Write Protection Signal
- Hold signals
- 4-bit bidirectional I/O signals
- x1/x2/x4 Read speed required
- x1 write speed required only
- 64 byte Entry FIFO depth to improve QSPI read efficiency
- Built-in DMA for improved performance

## Video Encoder/Decoder (VCU)

Zynq UltraScale+ MPSoCs include a Video codec (encoder/decoder) available in the devices designated with the EV suffix. The VCU is located in the PL and can be accessed from either the PL or PS.

- Simultaneous Encode and Decode through separate cores
- H.264 high profile level 5.2 (4Kx2K-60)
- H.265 (HEVC) main, main10 profile, level 5.1, high Tier, up to 4Kx2K-60 rate
- 8 and 10 bit encoding
- 4:2:0 and 4:2:2 chroma sampling
- 8Kx4K-15 rate
- Multi-stream up to total of 4Kx2K-60 rate
- Low Latency mode
- Can share the PS DRAM or use dedicated DRAM in the PL
- Clock/power management
- OpenMax Linux drivers



#### **High-Performance AXI Ports**

The high-performance AXI4 ports provide access from the PL to DDR and high-speed interconnect in the PS. The six dedicated AXI memory ports from the PL to the PS are configurable as either 128-bit, 64-bit, or 32-bit interfaces. These interfaces connect the PL to the memory interconnect via a FIFO interface. Two of the AXI interfaces support I/O coherent access to the APU caches.

Each high-performance AXI port has these characteristics:

- Reduced latency between PL and processing system memory
- 1KB deep FIFO
- Configurable either as 128-bit, 64-bit, or 32-bit AXI interfaces
- Multiple AXI command issuing to DDR

#### Accelerator Coherency Port (ACP)

The Zynq UltraScale+ MPSoC accelerator coherency port (ACP) is a 64-bit AXI slave interface that provides connectivity between the APU and a potential accelerator function in the PL. The ACP directly connects the PL to the snoop control unit (SCU) of the ARM Cortex-A53 processors, enabling cache-coherent access to CPU data in the L2 cache. The ACP provides a low latency path between the PS and a PL-based accelerator when compared with a legacy cache flushing and loading scheme. The ACP only snoops access in the CPU L2 cache, providing coherency in hardware. It does not support coherency on the PL side. So this interface is ideal for a DMA or an accelerator in the PL that only requires coherency on the CPU cache memories. For example, if a MicroBlaze™ processor in the PL is attached to the ACP interface, the cache of MicroBlaze processor will not be coherent with Cortex-A53 caches.

### AXI Coherency Extension (ACE)

The Zynq UltraScale+ MPSoC AXI coherency extension (ACE) is a 64-bit AXI4 slave interface that provides connectivity between the APU and a potential accelerator function in the PL. The ACE directly connects the PL to the snoop control unit (SCU) of the ARM Cortex-A53 processors, enabling cache-coherent access to Cache Coherent Interconnect (CCI). The ACE provides a low-latency path between the PS and a PL-based accelerator when compared with a legacy cache flushing and loading scheme. The ACE snoops accesses to the CCI and the PL side, thus, providing full coherency in hardware. This interface can be used to hook up a cached interface in the PL to the PS as caches on both the Cortex-A53 memories and the PL master are snooped thus providing full coherency. For example, if a MicroBlaze processor in the PL is hooked up using an ACE interface, then Cortex-A53 and MicroBlaze processor caches will be coherent with each other.



## **Programmable Logic**

This section covers the information about blocks in the Programmable Logic (PL).

## **Device Layout**

UltraScale architecture-based devices are arranged in a column-and-grid layout. Columns of resources are combined in different ratios to provide the optimum capability for the device density, target market or application, and device cost. At the core of UltraScale+ MPSoCs is the processing system that displaces some of the full or partial columns of programmable logic resources. Figure 1 shows a device-level view with resources grouped together. For simplicity, certain resources such as the processing system, integrated blocks for PCIe, configuration logic, and System Monitor are not shown.




Figure 1: Device with Columnar Resources

Resources within the device are divided into segmented clock regions. The height of a clock region is 60 CLBs. A bank of 52 I/Os, 24 DSP slices, 12 block RAMs, or 4 transceiver channels also matches the height of a clock region. The width of a clock region is essentially the same in all cases, regardless of device size or the mix of resources in the region, enabling repeatable timing results. Each segmented clock region contains vertical and horizontal clock routing that span its full height and width. These horizontal and vertical clock routes can be segmented at the clock region boundary to provide a flexible, high-performance, low-power clock distribution architecture. Figure 2 is a representation of a device divided into regions.



## **Out-of-Band Signaling**

The transceivers provide out-of-band (OOB) signaling, often used to send low-speed signals from the transmitter to the receiver while high-speed serial data transmission is not active. This is typically done when the link is in a powered-down state or has not yet been initialized. This benefits PCIe and SATA/SAS and QPI applications.

## **Integrated Interface Blocks for PCI Express Designs**

The MPSoC PL includes integrated blocks for PCIe technology that can be configured as an Endpoint or Root Port, compliant to the PCI Express Base Specification Revision 3.1 for Gen3 and lower data rates and compatible with the PCI Express Base Specification Revision 4.0 (rev 0.5) for Gen4 data rates. The Root Port can be used to build the basis for a compatible Root Complex, to allow custom chip-to-chip communication via the PCI Express protocol, and to attach ASSP Endpoint devices, such as Ethernet Controllers or Fibre Channel HBAs, to the MPSoC.

This block is highly configurable to system design requirements and can operate 1, 2, 4, 8, or 16 lanes at up to 2.5Gb/s, 5.0Gb/s, 8.0Gb/s, or 16Gb/s data rates. For high-performance applications, advanced buffering techniques of the block offer a flexible maximum payload size of up to 1,024 bytes. The integrated block interfaces to the integrated high-speed transceivers for serial connectivity and to block RAMs for data buffering. Combined, these elements implement the Physical Layer, Data Link Layer, and Transaction Layer of the PCI Express protocol.

Xilinx provides a light-weight, configurable, easy-to-use LogiCORE™ IP wrapper that ties the various building blocks (the integrated block for PCIe, the transceivers, block RAM, and clocking resources) into an Endpoint or Root Port solution. The system designer has control over many configurable parameters: link width and speed, maximum payload size, MPSoC logic interface speeds, reference clock frequency, and base address register decoding and filtering.

## **Integrated Block for Interlaken**

Some UltraScale architecture-based devices include integrated blocks for Interlaken. Interlaken is a scalable chip-to-chip interconnect protocol designed to enable transmission speeds from 10Gb/s to 150Gb/s. The Interlaken integrated block in the UltraScale architecture is compliant to revision 1.2 of the Interlaken specification with data striping and de-striping across 1 to 12 lanes. Permitted configurations are: 1 to 12 lanes at up to 12.5Gb/s and 1 to 6 lanes at up to 25.78125Gb/s, enabling flexible support for up to 150Gb/s per integrated block. With multiple Interlaken blocks, certain UltraScale architecture-based devices enable easy, reliable Interlaken switches and bridges.

## **Integrated Block for 100G Ethernet**

Compliant to the IEEE Std 802.3ba, the 100G Ethernet integrated blocks in the UltraScale architecture provide low latency 100Gb/s Ethernet ports with a wide range of user customization and statistics gathering. With support for 10 x 10.3125Gb/s (CAUI) and 4 x 25.78125Gb/s (CAUI-4) configurations, the integrated block includes both the 100G MAC and PCS logic with support for IEEE Std 1588v2 1-step and 2-step hardware timestamping.

In UltraScale+ devices, the 100G Ethernet blocks contain a Reed Solomon Forward Error Correction (RS-FEC) block, compliant to IEEE Std 802.3bj, that can be used with the Ethernet block or stand alone in user applications. These families also support OTN mapping mode in which the PCS can be operate without using the MAC.

## **Clock Management**

The clock generation and distribution components in UltraScale architecture-based devices are located adjacent to the columns that contain the memory interfacing and input and output circuitry. This tight coupling of clocking and I/O provides low-latency clocking to the I/O for memory interfaces and other I/O protocols. Within every clock management tile (CMT) resides one mixed-mode clock manager (MMCM), two PLLs, clock distribution buffers and routing, and dedicated circuitry for implementing external memory interfaces.

### **Mixed-Mode Clock Manager**

The mixed-mode clock manager (MMCM) can serve as a frequency synthesizer for a wide range of frequencies and as a jitter filter for incoming clocks. At the center of the MMCM is a voltage-controlled oscillator (VCO), which speeds up and slows down depending on the input voltage it receives from the phase frequency detector (PFD).

Three sets of programmable frequency dividers (D, M, and O) are programmable by configuration and during normal operation via the Dynamic Reconfiguration Port (DRP). The pre-divider D reduces the input frequency and feeds one input of the phase/frequency comparator. The feedback divider M acts as a multiplier because it divides the VCO output frequency before feeding the other input of the phase comparator. D and M must be chosen appropriately to keep the VCO within its specified frequency range. The VCO has eight equally-spaced output phases (0°, 45°, 90°, 135°, 180°, 225°, 270°, and 315°). Each phase can be selected to drive one of the output dividers, and each divider is programmable by configuration to divide by any integer from 1 to 128.

The MMCM has three input-jitter filter options: low bandwidth, high bandwidth, or optimized mode. Low-Bandwidth mode has the best jitter attenuation. High-Bandwidth mode has the best phase offset. Optimized mode allows the tools to find the best setting.

The MMCM can have a fractional counter in either the feedback path (acting as a multiplier) or in one output path. Fractional counters allow non-integer increments of 1/8 and can thus increase frequency synthesis capabilities by a factor of 8. The MMCM can also provide fixed or dynamic phase shift in small increments that depend on the VCO frequency. At 1,600MHz, the phase-shift timing increment is 11.2ps.



## **Configurable Logic Block**

Every Configurable Logic Block (CLB) in the UltraScale architecture contains 8 LUTs and 16 flip-flops. The LUTs can be configured as either one 6-input LUT with one output, or as two 5-input LUTs with separate outputs but common inputs. Each LUT can optionally be registered in a flip-flop. In addition to the LUTs and flip-flops, the CLB contains arithmetic carry logic and multiplexers to create wider logic functions.

Each CLB contains one slice. There are two types of slices: SLICEL and SLICEM. LUTs in the SLICEM can be configured as 64-bit RAM, as 32-bit shift registers (SRL32), or as two SRL16s. CLBs in the UltraScale architecture have increased routing and connectivity compared to CLBs in previous-generation Xilinx devices. They also have additional control signals to enable superior register packing, resulting in overall higher device utilization.

### Interconnect

Various length vertical and horizontal routing resources in the UltraScale architecture that span 1, 2, 4, 5, 12, or 16 CLBs ensure that all signals can be transported from source to destination with ease, providing support for the next generation of wide data buses to be routed across even the highest capacity devices while simultaneously improving quality of results and software run time.

## **Block RAM**

Every UltraScale architecture-based device contains a number of 36Kb block RAMs, each with two completely independent ports that share only the stored data. Each block RAM can be configured as one 36Kb RAM or two independent 18Kb RAMs. Each memory access, read or write, is controlled by the clock. Connections in every block RAM column enable signals to be cascaded between vertically adjacent block RAMs, providing an easy method to create large, fast memory arrays, and FIFOs with greatly reduced power consumption.

All inputs, data, address, clock enables, and write enables are registered. The input address is always clocked (unless address latching is turned off), retaining data until the next operation. An optional output data pipeline register allows higher clock rates at the cost of an extra cycle of latency. During a write operation, the data output can reflect either the previously stored data or the newly written data, or it can remain unchanged. Block RAM sites that remain unused in the user design are automatically powered down to reduce total power consumption. There is an additional pin on every block RAM to control the dynamic power gating feature.



### **Clock Management**

The PS in Zynq UltraScale+ MPSoCs is equipped with five phase-locked loops (PLLs), providing flexibility in configuring the clock domains within the PS. There are four primary clock domains of interest within the PS. These include the APU, the RPU, the DDR controller, and the I/O peripherals (IOP). The frequencies of all of these domains can be configured independently under software control.

#### **Power Domains**

The Zynq UltraScale+ MPSoC contains four separate power domains. When they are connected to separate power supplies, they can be completely powered down independently of each other without consuming any dynamic or static power. The processing system includes:

- Full Power Domain (FPD)
- Low Power Domain (LPD)
- Battery Powered Domain (BPD)

In addition to these three Processing System power domains, the PL can also be completely powered down if connected to separate power supplies.

The Full Power Domain (FPD) consists of the following major blocks:

- Application Processing Unit (APU)
- DMA (FP-DMA)
- Graphics Processing Unit (GPU)
- Dynamic Memory Controller (DDRC)
- High-Speed I/O Peripherals

The Low Power Domain (LPD) consists of the following major blocks:

- Real-Time Processing Unit (RPU)
- DMA (LP-DMA)
- Platform Management Unit (PMU)
- Configuration Security Unit (CSU)
- Low-Speed I/O Peripherals
- Static Memory Interfaces

The Battery Power Domain (BPD) is the lowest power domain of the Zynq UltraScale+ MPSoC processing system. In this mode, all the PS is powered off except the Real-Time Clock (RTC) and battery-backed RAM (BBRAM).

#### **Power Examples**

Power for the Zynq UltraScale+ MPSoCs varies depending on the utilization of the PL resources, and the frequency of the PS and PL. To estimate power, use the Xilinx Power Estimator (XPE) at:

http://www.xilinx.com/products/design\_tools/logic\_design/xpe.htm



## **Ordering Information**

Table 12 shows the speed and temperature grades available in the different device families.

Table 12: Speed Grade and Temperature Grade

|                  | Devices                                   | Speed Grade and Temperature Grade |               |   |                                      |  |  |  |
|------------------|---|-----------------------------------|---------------|---|--------------------------------------|--|--|--|
| Device<br>Family |   | Commercial<br>(C)                 | E             | Industrial<br>(I)                       |                                      |  |  |  |
|                  |   | 0°C to +85°C                      | 0°C to +100°C | 0°C to +110°C                           | -40°C to +100°C                      |  |  |  |
|                  |   |                                   | -2E (0.85V)   |   | -21 (0.85V)                          |  |  |  |
|                  | CG  |                                   |               | -2LE <sup>(1)(2)</sup> (0.85V or 0.72V) |                                      |  |  |  |
|                  | Devices                                   |                                   | -1E (0.85V)   |   | -1I (0.85V)                          |  |  |  |
|                  |   |                                   |               |   | -1LI <sup>(2)</sup> (0.85V or 0.72V) |  |  |  |
|                  |   |                                   | -2E (0.85V)   |   | -21 (0.85V)                          |  |  |  |
|                  | ZU2EG                                     |                                   |               | -2LE <sup>(1)(2)</sup> (0.85V or 0.72V) |                                      |  |  |  |
|                  | ZU3EG                                     |                                   | -1E (0.85V)   |   | -1I (0.85V)                          |  |  |  |
|                  |   |                                   |               |   | -1LI <sup>(2)</sup> (0.85V or 0.72V) |  |  |  |
|                  | ZU4EG<br>ZU5EG<br>ZU6EG<br>ZU7EG<br>ZU9EG |                                   | -3E (0.90V)   |   |                                      |  |  |  |
| Zynq             |   |                                   | -2E (0.85V)   |   | -21 (0.85V)                          |  |  |  |
| UltraScale+      |   |                                   |               | -2LE <sup>(1)(2)</sup> (0.85V or 0.72V) |                                      |  |  |  |
|                  |   |                                   | -1E (0.85V)   |   | -1I (0.85V)                          |  |  |  |
|                  | ZU11EG<br>ZU15EG<br>ZU17EG<br>ZU19EG      |                                   |               |   | -1LI <sup>(2)</sup> (0.85V or 0.72V) |  |  |  |
|                  |   |                                   | -3E (0.90V)   |   |                                      |  |  |  |
|                  |   |                                   | -2E (0.85V)   |   | -2I (0.85V)                          |  |  |  |
|                  | EV<br>Devices                             |                                   |               | -2LE <sup>(1)(2)</sup> (0.85V or 0.72V) |                                      |  |  |  |
|                  | 201.000                                   |                                   | -1E (0.85V)   |   | -1I (0.85V)                          |  |  |  |
|                  |   |                                   |               |   | -1LI <sup>(2)</sup> (0.85V or 0.72V) |  |  |  |

#### Notes:

The ordering information shown in Figure 3 applies to all packages in the Zynq UltraScale+ MPSoCs.

<sup>1.</sup> In -2LE speed/temperature grade, devices can operate for a limited time with junction temperature of 110°C. Timing parameters adhere to the same speed file at 110°C as they do below 110°C, regardless of operating voltage (nominal at 0.85V or low voltage at 0.72V). Operation at 110°C Tj is limited to 1% of the device lifetime and can occur sequentially or at regular intervals as long as the total time does not exceed 1% of device lifetime.

<sup>2.</sup> In Zynq UltraScale+ MPSoCs, when operating the PL at low voltage (0.72V), the PS operates at nominal voltage (0.85V)






Figure 3: Zynq UltraScale+ MPSoC Ordering Information



## **Revision History**

The following table shows the revision history for this document:

| Date       | Version | Description of Revisions  |
|------------|---------|---|
| 02/15/2017 | 1.4     | Updated DSP count in Table 1, Table 3, and Table 5. Updated I/O Electrical Characteristics. Updated Table 12 with -2E speed grade.  |
| 09/23/2016 | 1.3     | Updated Table 2; Table 3; Table 4; Table 6; Graphics Processing Unit (GPU); and NAND ONFI 3.1 Flash Controller.   |
| 06/03/2016 | 1.2     | Added CG devices: Updated Table 1; Table 2; Table 3; Table 4; Table 5; Table 6; and Table 12. Added Video Encoder/Decoder (VCU); Table 7; and Power Examples (removed XPE Computed Range table). Updated: General Description; ARM Cortex-A53 Based Application Processing Unit (APU); Zynq UltraScale+ MPSoCs; Dynamic Memory Controller (DDRC); and Figure 3. |
| 01/28/2016 | 1.1     | Updated Table 1 and Table 2.  |
| 11/24/2015 | 1.0     | Initial Xilinx release.   |

## **Disclaimer**

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at <a href="http://www.xilinx.com/legal.htm#tos">http://www.xilinx.com/legal.htm#tos</a>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at <a href="http://www.xilinx.com/legal.htm#tos">http://www.xilinx.com/legal.htm#tos</a>.

This document contains preliminary information and is subject to change without notice. Information provided herein relates to products and/or services not yet available for sale, and provided solely for information purposes and are not intended, or to be construed, as an offer for sale or an attempted commercialization of the products and/or services referred to herein.

## **Automotive Applications Disclaimer**

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.