



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                               |
|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                                        |
| Core Processor             | MIPS32® M4K™                                                                                                                                                                  |
| Core Size                  | 32-Bit Single-Core                                                                                                                                                            |
| Speed                      | 80MHz                                                                                                                                                                         |
| Connectivity               | CANbus, I <sup>2</sup> C, SPI, UART/USART, USB OTG                                                                                                                            |
| Peripherals                | Brown-out Detect/Reset, DMA, POR, PWM, WDT                                                                                                                                    |
| Number of I/O              | 53                                                                                                                                                                            |
| Program Memory Size        | 64KB (64K x 8)                                                                                                                                                                |
| Program Memory Type        | FLASH                                                                                                                                                                         |
| EEPROM Size                | -                                                                                                                                                                             |
| RAM Size                   | 32K x 8                                                                                                                                                                       |
| Voltage - Supply (Vcc/Vdd) | 2.3V ~ 3.6V                                                                                                                                                                   |
| Data Converters            | A/D 16x10b                                                                                                                                                                    |
| Oscillator Type            | Internal                                                                                                                                                                      |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                             |
| Mounting Type              | Surface Mount                                                                                                                                                                 |
| Package / Case             | 64-VFQFN Exposed Pad                                                                                                                                                          |
| Supplier Device Package    | 64-VQFN (9x9)                                                                                                                                                                 |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic32mx564f064ht-i-mr">https://www.e-xfl.com/product-detail/microchip-technology/pic32mx564f064ht-i-mr</a> |

**TABLE 6: PIN NAMES FOR 64-PIN USB, ETHERNET, AND CAN DEVICES**

| 64-PIN QFN <sup>(3)</sup> AND TQFP (TOP VIEW)                                                        |                                                           |                                                                                                                 |                                                           |
|------------------------------------------------------------------------------------------------------|-----------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------|
| <b>PIC32MX764F128H</b><br><b>PIC32MX775F256H</b><br><b>PIC32MX775F512H</b><br><b>PIC32MX795F512H</b> |                                                           | <div> <div>64</div> <div>1</div> <div>QFN<sup>(3)</sup></div> <div>64</div> <div>1</div> <div>TQFP</div> </div> |                                                           |
| Pin #                                                                                                | Full Pin Name                                             | Pin #                                                                                                           | Full Pin Name                                             |
| 1                                                                                                    | ETXEN/PMD5/RE5                                            | 33                                                                                                              | USBID/RF3                                                 |
| 2                                                                                                    | ETXD0/PMD6/RE6                                            | 34                                                                                                              | V <sub>BUS</sub>                                          |
| 3                                                                                                    | ETXD1/PMD7/RE7                                            | 35                                                                                                              | V <sub>USB3V3</sub>                                       |
| 4                                                                                                    | SCK2/U6TX/U3RTS/PMA5/CN8/RG6                              | 36                                                                                                              | D-/RG3                                                    |
| 5                                                                                                    | SDA4/SDI2/U3RX/PMA4/CN9/RG7                               | 37                                                                                                              | D+/RG2                                                    |
| 6                                                                                                    | SCL4/SDO2/U3TX/PMA3/CN10/RG8                              | 38                                                                                                              | V <sub>DD</sub>                                           |
| 7                                                                                                    | MCLR                                                      | 39                                                                                                              | OSC1/CLKI/RC12                                            |
| 8                                                                                                    | SS2/U6RX/U3CTS/PMA2/CN11/RG9                              | 40                                                                                                              | OSC2/CLKO/RC15                                            |
| 9                                                                                                    | V <sub>SS</sub>                                           | 41                                                                                                              | V <sub>SS</sub>                                           |
| 10                                                                                                   | V <sub>DD</sub>                                           | 42                                                                                                              | RTCC/AERXD1/ETXD3/IC1/INT1/RD8                            |
| 11                                                                                                   | AN5/C1IN+/V <sub>BUS</sub> ON/CN7/RB5                     | 43                                                                                                              | AERXD0/ETXD2/SS3/U4RX/U1CTS/SDA1/IC2/INT2/RD9             |
| 12                                                                                                   | AN4/C1IN-/CN6/RB4                                         | 44                                                                                                              | ECOL/AECRS <sub>SDV</sub> /SCL1/IC3/PMCS2/PMA15/INT3/RD10 |
| 13                                                                                                   | AN3/C2IN+/CN5/RB3                                         | 45                                                                                                              | ECRS/AEREFCLK/IC4/PMCS1/PMA14/INT4/RD11                   |
| 14                                                                                                   | AN2/C2IN-/CN4/RB2                                         | 46                                                                                                              | OC1/INT0/RD0                                              |
| 15                                                                                                   | PGEC1/AN1/VREF-/CVREF-/CN3/RB1                            | 47                                                                                                              | SOSCI/CN1/RC13                                            |
| 16                                                                                                   | PGED1/AN0/VREF+/CVREF+/PMA6/CN2/RB0                       | 48                                                                                                              | SOSCO/T1CK/CN0/RC14                                       |
| 17                                                                                                   | PGEC2/AN6/OCFA/RB6                                        | 49                                                                                                              | EMDIO/AEMDIO/SCK3/U4TX/U1RTS/OC2/RD1                      |
| 18                                                                                                   | PGED2/AN7/RB7                                             | 50                                                                                                              | SDA3/SDI3/U1RX/OC3/RD2                                    |
| 19                                                                                                   | AV <sub>DD</sub>                                          | 51                                                                                                              | SCL3/SDO3/U1TX/OC4/RD3                                    |
| 20                                                                                                   | AV <sub>SS</sub>                                          | 52                                                                                                              | OC5/IC5/PMWR/CN13/RD4                                     |
| 21                                                                                                   | AN8/C2TX <sup>(2)</sup> /SS4/U5RX/U2CTS/C1OUT/RB8         | 53                                                                                                              | PMRD/CN14/RD5                                             |
| 22                                                                                                   | AN9/C2OUT/PMA7/RB9                                        | 54                                                                                                              | AETXEN/ETXERR/CN15/RD6                                    |
| 23                                                                                                   | TMS/AN10/CVREFOUT/PMA13/RB10                              | 55                                                                                                              | ETXCLK/AERXERR/CN16/RD7                                   |
| 24                                                                                                   | TDO/AN11/PMA12/RB11                                       | 56                                                                                                              | V <sub>CAP</sub>                                          |
| 25                                                                                                   | V <sub>SS</sub>                                           | 57                                                                                                              | V <sub>DD</sub>                                           |
| 26                                                                                                   | V <sub>DD</sub>                                           | 58                                                                                                              | C1RX/AETXD1/ERXD3/RF0                                     |
| 27                                                                                                   | TCK/AN12/PMA11/RB12                                       | 59                                                                                                              | C1TX/AETXD0/ERXD2/RF1                                     |
| 28                                                                                                   | TDI/AN13/PMA10/RB13                                       | 60                                                                                                              | ERXD1/PMD0/RE0                                            |
| 29                                                                                                   | AN14/C2RX <sup>(2)</sup> /SCK4/U5TX/U2RTS/PMALH/PMA1/RB14 | 61                                                                                                              | ERXD0/PMD1/RE1                                            |
| 30                                                                                                   | AN15/EMDC/AEMDC/OCFB/PMALL/PMA0/CN12/RB15                 | 62                                                                                                              | ERXDV/ECRS <sub>SDV</sub> /PMD2/RE2                       |
| 31                                                                                                   | AC1TX/SDA5/SDI4/U2RX/PMA9/CN17/RF4                        | 63                                                                                                              | ERXCLK/EREFCLKPMD3/RE3                                    |
| 32                                                                                                   | AC1RX/SCL5/SDO4/U2TX/PMA8/CN18/RF5                        | 64                                                                                                              | ERXERR/PMD4/RE4                                           |

**Note 1:** Shaded pins are 5V tolerant.

**2:** This pin is not available on PIC32MX765F128H devices.

**3:** The metal plane at the bottom of the QFN device is not connected to any pins and is recommended to be connected to V<sub>SS</sub> externally.

**TABLE 9: PIN NAMES FOR 100-PIN USB, ETHERNET, AND CAN DEVICES (CONTINUED)**

**100-PIN TQFP (TOP VIEW)**

PIC32MX764F128L  
 PIC32MX775F256L  
 PIC32MX775F512L  
 PIC32MX795F512L

100

1

| Pin # | Full Pin Name                   |
|-------|---------------------------------|
| 71    | EMDC/AEMDC/IC4/PMCS1/PMA14/RD11 |
| 72    | SDO1/OC1/INT0/RD0               |
| 73    | SOSCI/CN1/RC13                  |
| 74    | SOSCO/T1CK/CN0/RC14             |
| 75    | Vss                             |
| 76    | OC2/RD1                         |
| 77    | OC3/RD2                         |
| 78    | OC4/RD3                         |
| 79    | ETXD2/IC5/PMD12/RD12            |
| 80    | ETXD3/PMD13/CN19/RD13           |
| 81    | OC5/PMWR/CN13/RD4               |
| 82    | PMRD/CN14/RD5                   |
| 83    | ETXEN/PMD14/CN15/RD6            |
| 84    | ETXCLK/PMD15/CN16/RD7           |
| 85    | VCAP/VDDCORE                    |

| Pin # | Full Pin Name                        |
|-------|--------------------------------------|
| 86    | VDD                                  |
| 87    | C1RX/ETXD1/PMD11/RF0                 |
| 88    | C1TX/ETXD0/PMD10/RF1                 |
| 89    | C2TX <sup>(1)</sup> /ETXERR/PMD9/RG1 |
| 90    | C2RX <sup>(1)</sup> /PMD8/RG0        |
| 91    | TRCLK/RA6                            |
| 92    | TRD3/RA7                             |
| 93    | PMD0/RE0                             |
| 94    | PMD1/RE1                             |
| 95    | TRD2/RG14                            |
| 96    | TRD1/RG12                            |
| 97    | TRD0/RG13                            |
| 98    | PMD2/RE2                             |
| 99    | PMD3/RE3                             |
| 100   | PMD4/RE4                             |

**Note** 1: This pin is not available on PIC32MX764F128L devices.  
 2: Shaded pins are 5V tolerant.

**TABLE 10-3: DMA CHANNELS 0-7 REGISTER MAP (CONTINUED)**

| Virtual Address<br>(BF88_#) | Register<br>Name <sup>(1)</sup> | Bit Range | Bits         |       |       |       |       |       |      |             |             |        |        |        |        |        |            |        | All Resets |      |      |
|-----------------------------|---------------------------------|-----------|--------------|-------|-------|-------|-------|-------|------|-------------|-------------|--------|--------|--------|--------|--------|------------|--------|------------|------|------|
|                             |                                 |           | 31/15        | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8        | 23/7        | 22/6   | 21/5   | 20/4   | 19/3   | 18/2   | 17/1       | 16/0   |            |      |      |
| 34D0                        | DCH5DAT                         | 31:16     | —            | —     | —     | —     | —     | —     | —    | —           | —           | —      | —      | —      | —      | —      | —          | —      | 0000       |      |      |
|                             |                                 | 15:0      | —            | —     | —     | —     | —     | —     | —    | CHPDAT<7:0> |             |        |        |        |        |        |            |        |            | 0000 |      |
| 34E0                        | DCH6CON                         | 31:16     | —            | —     | —     | —     | —     | —     | —    | —           | —           | —      | —      | —      | —      | —      | —          | —      | 0000       |      |      |
|                             |                                 | 15:0      | CHBUSY       | —     | —     | —     | —     | —     | —    | CHCHNS      | CHEN        | CHAED  | CHCHN  | CHAEN  | —      | CHEDET | CHPRI<1:0> |        | 0000       |      |      |
| 34F0                        | DCH6ECON                        | 31:16     | —            | —     | —     | —     | —     | —     | —    | —           | CHAIRQ<7:0> |        |        |        |        |        |            |        |            |      | 00FF |
|                             |                                 | 15:0      | CHSIRQ<7:0>  |       |       |       |       |       |      |             |             | CFORCE | CABORT | PATEN  | SIRQEN | AIRQEN | —          | —      | —          | FF00 |      |
| 3500                        | DCH6INT                         | 31:16     | —            | —     | —     | —     | —     | —     | —    | —           | CHSDIE      | CHSHIE | CHDDIE | CHDHIE | CHBCIE | CHCCIE | CHTAIE     | CHERIE | 0000       |      |      |
|                             |                                 | 15:0      | —            | —     | —     | —     | —     | —     | —    | —           | CHSDIF      | CHSHIF | CHDDIF | CHDHIF | CHBCIF | CHCCIF | CHTAIF     | CHERIF | 0000       |      |      |
| 3510                        | DCH6SSA                         | 31:16     | CHSSA<31:0>  |       |       |       |       |       |      |             |             |        |        |        |        |        |            |        | 0000       |      |      |
|                             |                                 | 15:0      |              |       |       |       |       |       |      |             |             |        |        |        |        |        |            |        | 0000       |      |      |
| 3520                        | DCH6DSA                         | 31:16     | CHDSA<31:0>  |       |       |       |       |       |      |             |             |        |        |        |        |        |            |        | 0000       |      |      |
|                             |                                 | 15:0      |              |       |       |       |       |       |      |             |             |        |        |        |        |        |            |        | 0000       |      |      |
| 3530                        | DCH6SSIZ                        | 31:16     | —            | —     | —     | —     | —     | —     | —    | —           | —           | —      | —      | —      | —      | —      | —          | —      | 0000       |      |      |
|                             |                                 | 15:0      | CHSSIZ<15:0> |       |       |       |       |       |      |             |             |        |        |        |        |        |            |        | 0000       |      |      |
| 3540                        | DCH6DSIZ                        | 31:16     | —            | —     | —     | —     | —     | —     | —    | —           | —           | —      | —      | —      | —      | —      | —          | —      | 0000       |      |      |
|                             |                                 | 15:0      | CHDSIZ<15:0> |       |       |       |       |       |      |             |             |        |        |        |        |        |            |        | 0000       |      |      |
| 3550                        | DCH6SPTR                        | 31:16     | —            | —     | —     | —     | —     | —     | —    | —           | —           | —      | —      | —      | —      | —      | —          | —      | 0000       |      |      |
|                             |                                 | 15:0      | CHSPTR<15:0> |       |       |       |       |       |      |             |             |        |        |        |        |        |            |        | 0000       |      |      |
| 3560                        | DCH6DPTR                        | 31:16     | —            | —     | —     | —     | —     | —     | —    | —           | —           | —      | —      | —      | —      | —      | —          | —      | 0000       |      |      |
|                             |                                 | 15:0      | CHDPTR<15:0> |       |       |       |       |       |      |             |             |        |        |        |        |        |            |        | 0000       |      |      |
| 3570                        | DCH6CSIZ                        | 31:16     | —            | —     | —     | —     | —     | —     | —    | —           | —           | —      | —      | —      | —      | —      | —          | —      | 0000       |      |      |
|                             |                                 | 15:0      | CHCSIZ<15:0> |       |       |       |       |       |      |             |             |        |        |        |        |        |            |        | 0000       |      |      |
| 3580                        | DCH6CPTR                        | 31:16     | —            | —     | —     | —     | —     | —     | —    | —           | —           | —      | —      | —      | —      | —      | —          | —      | 0000       |      |      |
|                             |                                 | 15:0      | CHCPTR<15:0> |       |       |       |       |       |      |             |             |        |        |        |        |        |            |        | 0000       |      |      |
| 3590                        | DCH6DAT                         | 31:16     | —            | —     | —     | —     | —     | —     | —    | —           | —           | —      | —      | —      | —      | —      | —          | —      | 0000       |      |      |
|                             |                                 | 15:0      | —            | —     | —     | —     | —     | —     | —    | —           | CHPDAT<7:0> |        |        |        |        |        |            |        |            |      | 0000 |
| 35A0                        | DCH7CON                         | 31:16     | —            | —     | —     | —     | —     | —     | —    | —           | —           | —      | —      | —      | —      | —      | —          | —      | 0000       |      |      |
|                             |                                 | 15:0      | CHBUSY       | —     | —     | —     | —     | —     | —    | CHCHNS      | CHEN        | CHAED  | CHCHN  | CHAEN  | —      | CHEDET | CHPRI<1:0> |        | 0000       |      |      |
| 35B0                        | DCH7ECON                        | 31:16     | —            | —     | —     | —     | —     | —     | —    | —           | CHAIRQ<7:0> |        |        |        |        |        |            |        |            |      | 00FF |
|                             |                                 | 15:0      | CHSIRQ<7:0>  |       |       |       |       |       |      |             |             | CFORCE | CABORT | PATEN  | SIRQEN | AIRQEN | —          | —      | —          | FF00 |      |
| 35C0                        | DCH7INT                         | 31:16     | —            | —     | —     | —     | —     | —     | —    | —           | CHSDIE      | CHSHIE | CHDDIE | CHDHIE | CHBCIE | CHCCIE | CHTAIE     | CHERIE | 0000       |      |      |
|                             |                                 | 15:0      | —            | —     | —     | —     | —     | —     | —    | —           | CHSDIF      | CHSHIF | CHDDIF | CHDHIF | CHBCIF | CHCCIF | CHTAIF     | CHERIF | 0000       |      |      |
| 35D0                        | DCH7SSA                         | 31:16     | CHSSA<31:0>  |       |       |       |       |       |      |             |             |        |        |        |        |        |            |        | 0000       |      |      |
|                             |                                 | 15:0      |              |       |       |       |       |       |      |             |             |        |        |        |        |        |            |        | 0000       |      |      |
| 35E0                        | DCH7DSA                         | 31:16     | CHDSA<31:0>  |       |       |       |       |       |      |             |             |        |        |        |        |        |            |        | 0000       |      |      |
|                             |                                 | 15:0      |              |       |       |       |       |       |      |             |             |        |        |        |        |        |            |        | 0000       |      |      |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note 1:** All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See **Section 12.1.1 "CLR, SET and INV Registers"** for more information.

**2:** DMA channels 4-7 are not available on PIC32MX534/564/664/764 devices.

**TABLE 11-1: USB REGISTER MAP (CONTINUED)**

| Virtual Address<br>(BF88_#) | Register<br>Name <sup>(1)</sup> | Bit Range | Bits  |       |       |       |       |       |      |      |              |          |      |          |           |        |         |          | All Resets |
|-----------------------------|---------------------------------|-----------|-------|-------|-------|-------|-------|-------|------|------|--------------|----------|------|----------|-----------|--------|---------|----------|------------|
|                             |                                 |           | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7         | 22/6     | 21/5 | 20/4     | 19/3      | 18/2   | 17/1    | 16/0     |            |
| 5280                        | U1FRML <sup>(3)</sup>           | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —    | —        | —         | —      | —       | —        | 0000       |
|                             |                                 | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | FRML<7:0>    |          |      |          |           |        |         |          | 0000       |
| 5290                        | U1FRMH <sup>(3)</sup>           | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —    | —        | —         | —      | —       | —        | 0000       |
|                             |                                 | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —    | —        | FRMH<2:0> |        |         |          | 0000       |
| 52A0                        | U1TOK                           | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —    | —        | —         | —      | —       | —        | 0000       |
|                             |                                 | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | PID<3:0>     |          |      |          | EP<3:0>   |        |         |          | 0000       |
| 52B0                        | U1SOF                           | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —    | —        | —         | —      | —       | —        | 0000       |
|                             |                                 | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | CNT<7:0>     |          |      |          |           |        |         |          | 0000       |
| 52C0                        | U1BDTP2                         | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —    | —        | —         | —      | —       | —        | 0000       |
|                             |                                 | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | BDTPTRH<7:0> |          |      |          |           |        |         |          | 0000       |
| 52D0                        | U1BDTP3                         | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —    | —        | —         | —      | —       | —        | 0000       |
|                             |                                 | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | BDTPTRU<7:0> |          |      |          |           |        |         |          | 0000       |
| 52E0                        | U1CNFG1                         | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —    | —        | —         | —      | —       | —        | 0000       |
|                             |                                 | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | UTEYE        | UOEMON   | —    | USBSIDL  | —         | —      | —       | UASUSPND | 0001       |
| 5300                        | U1EP0                           | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —    | —        | —         | —      | —       | —        | 0000       |
|                             |                                 | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | LSPD         | RETRYDIS | —    | EPCONDIS | EPRXEN    | EPTXEN | EPSTALL | EPHSHK   | 0000       |
| 5310                        | U1EP1                           | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —    | —        | —         | —      | —       | —        | 0000       |
|                             |                                 | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —    | EPCONDIS | EPRXEN    | EPTXEN | EPSTALL | EPHSHK   | 0000       |
| 5320                        | U1EP2                           | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —    | —        | —         | —      | —       | —        | 0000       |
|                             |                                 | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —    | EPCONDIS | EPRXEN    | EPTXEN | EPSTALL | EPHSHK   | 0000       |
| 5330                        | U1EP3                           | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —    | —        | —         | —      | —       | —        | 0000       |
|                             |                                 | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —    | EPCONDIS | EPRXEN    | EPTXEN | EPSTALL | EPHSHK   | 0000       |
| 5340                        | U1EP4                           | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —    | —        | —         | —      | —       | —        | 0000       |
|                             |                                 | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —    | EPCONDIS | EPRXEN    | EPTXEN | EPSTALL | EPHSHK   | 0000       |
| 5350                        | U1EP5                           | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —    | —        | —         | —      | —       | —        | 0000       |
|                             |                                 | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —    | EPCONDIS | EPRXEN    | EPTXEN | EPSTALL | EPHSHK   | 0000       |
| 5360                        | U1EP6                           | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —    | —        | —         | —      | —       | —        | 0000       |
|                             |                                 | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —    | EPCONDIS | EPRXEN    | EPTXEN | EPSTALL | EPHSHK   | 0000       |
| 5370                        | U1EP7                           | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —    | —        | —         | —      | —       | —        | 0000       |
|                             |                                 | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —    | EPCONDIS | EPRXEN    | EPTXEN | EPSTALL | EPHSHK   | 0000       |
| 5380                        | U1EP8                           | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —    | —        | —         | —      | —       | —        | 0000       |
|                             |                                 | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —    | EPCONDIS | EPRXEN    | EPTXEN | EPSTALL | EPHSHK   | 0000       |
| 5390                        | U1EP9                           | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —    | —        | —         | —      | —       | —        | 0000       |
|                             |                                 | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —            | —        | —    | EPCONDIS | EPRXEN    | EPTXEN | EPSTALL | EPHSHK   | 0000       |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

- Note**
- 1: All registers in this table (except as noted) have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC respectively. See **Section 12.1.1 “CLR, SET and INV Registers”** for more information.
  - 2: This register does not have associated SET and INV registers.
  - 3: This register does not have associated CLR, SET and INV registers.
  - 4: Reset value for this bit is undefined.

## REGISTER 11-11: U1CON: USB CONTROL REGISTER (CONTINUED)

- bit 1    **PPBRST:** Ping-Pong Buffers Reset bit  
1 = Reset all Even/Odd buffer pointers to the Even buffer descriptor banks  
0 = Even/Odd buffer pointers are not reset
- bit 0    **USBEN:** USB Module Enable bit<sup>(4)</sup>  
1 = USB module and supporting circuitry is enabled  
0 = USB module and supporting circuitry is disabled
- SOFEN:** SOF Enable bit<sup>(5)</sup>  
1 = SOF token is sent every 1 ms  
0 = SOF token is disabled

- Note 1:** Software is required to check this bit before issuing another token command to the U1TOK register (see Register 11-15).
- 2:** All host control logic is reset any time that the value of this bit is toggled.
- 3:** Software must set RESUME for 10 ms in Device mode, or for 25 ms in Host mode, and then clear it to enable remote wake-up. In Host mode, the USB module will append a low-speed EOP to the RESUME signaling when this bit is cleared.
- 4:** Device mode.
- 5:** Host mode.

# PIC32MX5XX/6XX/7XX

## REGISTER 11-14: U1FRMH: USB FRAME NUMBER HIGH REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 23:16     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 15:8      | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 7:0       | U-0            | U-0            | U-0            | U-0            | U-0            | R-0            | R-0           | R-0           |
|           | —              | —              | —              | —              | —              | FRMH<2:0>      |               |               |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-3 **Unimplemented:** Read as '0'

bit 2-0 **FRMH<2:0>:** Upper 3 bits of the Frame Numbers bits

These register bits are updated with the current frame number whenever a SOF TOKEN is received.

## REGISTER 11-15: U1TOK: USB TOKEN REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 23:16     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 15:8      | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 7:0       | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | PID<3:0>       |                |                |                | EP<3:0>        |                |               |               |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-8 **Unimplemented:** Read as '0'

bit 7-4 **PID<3:0>:** Token Type Indicator bits<sup>(1)</sup>

1101 = SETUP (TX) token type transaction

1001 = IN (RX) token type transaction

0001 = OUT (TX) token type transaction

**Note:** All other values not listed, are Reserved and must not be used.

bit 3-0 **EP<3:0>:** Token Command Endpoint Address bits

The four bit value must specify a valid endpoint.

# PIC32MX5XX/6XX/7XX

## REGISTER 11-18: U1BDTP2: USB BUFFER DESCRIPTOR TABLE PAGE 2 REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 23:16     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 15:8      | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 7:0       | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | BDTPTRH<23:16> |                |                |                |                |                |               |               |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-8 **Unimplemented:** Read as '0'

bit 7-0 **BDTPTRH<23:16>:** BDT Base Address bits

This 8-bit value provides address bits 23 through 16 of the BDT base address, which defines the starting location of the BDT in system memory.

The 32-bit BDT base address is 512-byte aligned.

## REGISTER 11-19: U1BDTP3: USB BUFFER DESCRIPTOR TABLE PAGE 3 REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 23:16     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 15:8      | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 7:0       | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | BDTPTRU<31:24> |                |                |                |                |                |               |               |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-8 **Unimplemented:** Read as '0'

bit 7-0 **BDTPTRU<31:24>:** BDT Base Address bits

This 8-bit value provides address bits 31 through 24 of the BDT base address, defines the starting location of the BDT in system memory.

The 32-bit BDT base address is 512-byte aligned.

# PIC32MX5XX/6XX/7XX

## 12.1 Parallel I/O (PIO) Ports

All port pins have three registers (TRIS, LAT and PORT) that are directly associated with their operation.

TRIS is a Data Direction or Tri-State Control register that determines whether a digital pin is an input or an output. Setting a TRISx register bit = 1, configures the corresponding I/O pin as an input; setting a TRISx register bit = 0, configures the corresponding I/O pin as an output. All port I/O pins are defined as inputs after a device Reset. Certain I/O pins are shared with analog peripherals and default to analog inputs after a device Reset.

PORT is a register used to read the current state of the signal applied to the port I/O pins. Writing to a PORTx register performs a write to the port's latch, LATx register, latching the data to the port's I/O pins.

LAT is a register used to write data to the port I/O pins. The LATx Latch register holds the data written to either the LATx or PORTx registers. Reading the LATx Latch register reads the last value written to the corresponding PORT or Latch register.

Not all port I/O pins are implemented on some devices, therefore, the corresponding PORTx, LATx and TRISx register bits will read as zeros.

### 12.1.1 CLR, SET AND INV REGISTERS

Every I/O module register has a corresponding Clear (CLR), Set (SET) and Invert (INV) register designed to provide fast atomic bit manipulations. As the name of the register implies, a value written to a SET, CLR or INV register effectively performs the implied operation, but only on the corresponding base register and only bits specified as '1' are modified. Bits specified as '0' are not modified.

Reading SET, CLR and INV registers returns undefined values. To see the affects of a write operation to a SET, CLR or INV register, the base register must be read.

**Note:** Using a PORTxINV register to toggle a bit is recommended because the operation is performed in hardware atomically, using fewer instructions, as compared to the traditional read-modify-write method, as follows:

$$PORTC \wedge = 0x0001;$$

### 12.1.2 DIGITAL INPUTS

Pins are configured as digital inputs by setting the corresponding TRIS register bits = 1. When configured as inputs, they are either TTL buffers or Schmitt Triggers. Several digital pins share functionality with analog inputs and default to the analog inputs at POR. Setting the corresponding bit in the AD1PCFG register = 1 enables the pin as a digital pin.

The maximum input voltage allowed on the input pins is the same as the maximum  $V_{IH}$  specification. Refer to **Section 32.0 "Electrical Characteristics"** for  $V_{IH}$  specification details.

**Note:** Analog levels on any pin that is defined as a digital input (including the ANx pins) may cause the input buffer to consume current that exceeds the device specifications.

### 12.1.3 ANALOG INPUTS

Certain pins can be configured as analog inputs used by the ADC and comparator modules. Setting the corresponding bits in the AD1PCFG register = 0 enables the pin as an analog input pin and must have the corresponding TRIS bit set = 1 (input). If the TRIS bit is cleared = 0 (output), the digital output level ( $V_{OH}$  or  $V_{OL}$ ) will be converted. Any time a port I/O pin is configured as analog, its digital input is disabled and the corresponding PORTx register bit will read '0'. The AD1PCFG register has a default value of 0x0000; therefore, all pins that share ANx functions are analog (not digital) by default.

### 12.1.4 DIGITAL OUTPUTS

Pins are configured as digital outputs by setting the corresponding TRIS register bits = 0. When configured as digital outputs, these pins are CMOS drivers or can be configured as open-drain outputs by setting the corresponding bits in the Open-Drain Configuration (ODCx) register.

The open-drain feature allows generation of outputs higher than  $V_{DD}$  (e.g., 5V) on any desired 5V tolerant pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum  $V_{IH}$  specification.

See the **"Device Pin Tables"** section for the available pins and their functionality.

### 12.1.5 ANALOG OUTPUTS

Certain pins can be configured as analog outputs, such as the CVREF output voltage used by the comparator module. Configuring the comparator reference module to provide this output will present the analog output voltage on the pin, independent of the TRIS register setting for the corresponding pin.

### 12.1.6 INPUT CHANGE NOTIFICATION

The input change notification function of the I/O ports (CNx) allows devices to generate interrupt requests in response to change-of-state on selected pin.

Each CNx pin also has a weak pull-up, which acts as a current source connected to the pin. The pull-ups are enabled by setting the corresponding bit in the CNPUE register.

## REGISTER 16-1: ICxCON: INPUT CAPTURE 'x' CONTROL REGISTER (CONTINUED)

bit 2-0      **ICM<2:0>**: Input Capture Mode Select bits

- 111 = Interrupt-Only mode (only supported while in Sleep mode or Idle mode)
- 110 = Simple Capture Event mode – every edge, specified edge first and every edge thereafter
- 101 = Prescaled Capture Event mode – every sixteenth rising edge
- 100 = Prescaled Capture Event mode – every fourth rising edge
- 011 = Simple Capture Event mode – every rising edge
- 010 = Simple Capture Event mode – every falling edge
- 001 = Edge Detect mode – every edge (rising and falling)
- 000 = Input Capture module is disabled

**Note 1:** When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

## REGISTER 22-5: ALRMTIME: ALARM TIME VALUE REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x         | R/W-x         |
|           | HR10<3:0>      |                |                |                | HR01<3:0>      |                |               |               |
| 23:16     | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x         | R/W-x         |
|           | MIN10<3:0>     |                |                |                | MIN01<3:0>     |                |               |               |
| 15:8      | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x         | R/W-x         |
|           | SEC10<3:0>     |                |                |                | SEC01<3:0>     |                |               |               |
| 7:0       | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-28 **HR10<3:0>**: Binary Coded Decimal value of hours bits, 10 digits; contains a value from 0 to 2

bit 27-24 **HR01<3:0>**: Binary Coded Decimal value of hours bits, 1 digit; contains a value from 0 to 9

bit 23-20 **MIN10<3:0>**: Binary Coded Decimal value of minutes bits, 10 digits; contains a value from 0 to 5


bit 19-16 **MIN01<3:0>**: Binary Coded Decimal value of minutes bits, 1 digit; contains a value from 0 to 9

bit 15-12 **SEC10<3:0>**: Binary Coded Decimal value of seconds bits, 10 digits; contains a value from 0 to 5

bit 11-8 **SEC01<3:0>**: Binary Coded Decimal value of seconds bits, 1 digit; contains a value from 0 to 9

bit 7-0 **Unimplemented**: Read as '0'

FIGURE 23-2: ADC CONVERSION CLOCK PERIOD BLOCK DIAGRAM



# PIC32MX5XX/6XX/7XX

## REGISTER 24-2: CCFG: CAN BAUD RATE CONFIGURATION REGISTER

| Bit Range | Bit 31/23/15/7          | Bit 30/22/14/6     | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2               | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|-------------------------|--------------------|----------------|----------------|----------------|------------------------------|---------------|---------------|
| 31:24     | U-0                     | U-0                | U-0            | U-0            | U-0            | U-0                          | U-0           | U-0           |
|           | —                       | —                  | —              | —              | —              | —                            | —             | —             |
| 23:16     | U-0                     | R/W-0              | U-0            | U-0            | U-0            | R/W-0                        | R/W-0         | R/W-0         |
|           | —                       | WAKFIL             | —              | —              | —              | SEG2PH<2:0> <sup>(1,4)</sup> |               |               |
| 15:8      | R/W-0                   | R/W-0              | R/W-0          | R/W-0          | R/W-0          | R/W-0                        | R/W-0         | R/W-0         |
|           | SEG2PHTS <sup>(1)</sup> | SAM <sup>(2)</sup> | SEG1PH<2:0>    |                |                | PRSEG<2:0>                   |               |               |
| 7:0       | R/W-0                   | R/W-0              | R/W-0          | R/W-0          | R/W-0          | R/W-0                        | R/W-0         | R/W-0         |
|           | SJW<1:0> <sup>(3)</sup> |                    | BRP<5:0>       |                |                |                              |               |               |

### Legend:

R = Readable bit

-n = Value at POR

HC = Hardware Clear

W = Writable bit

'1' = Bit is set

S = Settable bit

U = Unimplemented bit, read as '0'

'0' = Bit is cleared

x = Bit is unknown

bit 31-23 **Unimplemented:** Read as '0'

bit 22 **WAKFIL:** CAN Bus Line Filter Enable bit

1 = Use CAN bus line filter for wake-up

0 = CAN bus line filter is not used for wake-up

bit 21-19 **Unimplemented:** Read as '0'

bit 18-16 **SEG2PH<2:0>:** Phase Buffer Segment 2 bits<sup>(1,4)</sup>

111 = Length is 8 x Tq

•  
•  
•

000 = Length is 1 x Tq

bit 15 **SEG2PHTS:** Phase Segment 2 Time Select bit<sup>(1)</sup>

1 = Freely programmable

0 = Maximum of SEG1PH or Information Processing Time, whichever is greater

bit 14 **SAM:** Sample of the CAN Bus Line bit<sup>(2)</sup>

1 = Bus line is sampled three times at the sample point

0 = Bus line is sampled once at the sample point

bit 13-11 **SEG1PH<2:0>:** Phase Buffer Segment 1 bits<sup>(4)</sup>

111 = Length is 8 x Tq

•  
•  
•

000 = Length is 1 x Tq

**Note 1:**  $SEG2PH \leq SEG1PH$ . If SEG2PHTS is clear, SEG2PH will be set automatically.

**2:** 3 Time bit sampling is not allowed for BRP < 2.

**3:**  $SJW \leq SEG2PH$ .

**4:** The Time Quanta per bit must be greater than 7 (that is, TQBIT > 7).

**Note:** This register can only be modified when the CAN module is in Configuration mode (OPMOD<2:0> (CiCON<23:21>) = 100).

# PIC32MX5XX/6XX/7XX

**REGISTER 24-4: CIVEC: CAN INTERRUPT CODE REGISTER**

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6            | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|---------------------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | U-0            | U-0                       | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —                         | —              | —              | —              | —              | —             | —             |
| 23:16     | U-0            | U-0                       | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —                         | —              | —              | —              | —              | —             | —             |
| 15:8      | U-0            | U-0                       | U-0            | R-0            | R-0            | R-0            | R-0           | R-0           |
|           | —              | —                         | —              | FILHIT<4:0>    |                |                |               |               |
| 7:0       | U-0            | R-1                       | R-0            | R-0            | R-0            | R-0            | R-0           | R-0           |
|           | —              | ICODE<6:0> <sup>(1)</sup> |                |                |                |                |               |               |

**Legend:**

R = Readable bit      W = Writable bit      U = Unimplemented bit, read as '0'  
-n = Value at POR      '1' = Bit is set      '0' = Bit is cleared      x = Bit is unknown

bit 31-13 **Unimplemented:** Read as '0'

bit 12-8 **FILHIT<4:0>:** Filter Hit Number bit

11111 = Filter 31  
11110 = Filter 30

•  
•  
•

00001 = Filter 1  
00000 = Filter 0

bit 7 **Unimplemented:** Read as '0'

bit 6-0 **ICODE<6:0>:** Interrupt Flag Code bits<sup>(1)</sup>

1111111 = Reserved

•  
•  
•

1001001 = Reserved  
1001000 = Invalid message received (IVRIF)  
1000111 = CAN module mode change (MODIF)  
1000110 = CAN timestamp timer (CTMRIF)  
1000101 = Bus bandwidth error (SERRIF)  
1000100 = Address error interrupt (SERRIF)  
1000011 = Receive FIFO overflow interrupt (RBOVIF)  
1000010 = Wake-up interrupt (WAKIF)  
1000001 = Error Interrupt (CERRIF)  
1000000 = No interrupt  
0111111 = Reserved

•  
•  
•

0100000 = Reserved  
0011111 = FIFO31 Interrupt (CiFSTAT<31> set)  
0011110 = FIFO30 Interrupt (CiFSTAT<30> set)

•  
•  
•

0000001 = FIFO1 Interrupt (CiFSTAT<1> set)  
0000000 = FIFO0 Interrupt (CiFSTAT<0> set)

**Note 1:** These bits are only updated for enabled interrupts.

## REGISTER 24-11: CifLTCON1: CAN FILTER CONTROL REGISTER 1 (CONTINUED)

- bit 15    **FLTEN5**: Filter 17 Enable bit  
          1 = Filter is enabled  
          0 = Filter is disabled
- bit 14-13 **MSEL5<1:0>**: Filter 5 Mask Select bits  
          11 = Acceptance Mask 3 selected  
          10 = Acceptance Mask 2 selected  
          01 = Acceptance Mask 1 selected  
          00 = Acceptance Mask 0 selected
- bit 12-8 **FSEL5<4:0>**: FIFO Selection bits  
          11111 = Message matching filter is stored in FIFO buffer 31  
          11110 = Message matching filter is stored in FIFO buffer 30  
          .  
          .  
          .  
          00001 = Message matching filter is stored in FIFO buffer 1  
          00000 = Message matching filter is stored in FIFO buffer 0
- bit 7    **FLTEN4**: Filter 4 Enable bit  
          1 = Filter is enabled  
          0 = Filter is disabled
- bit 6-5 **MSEL4<1:0>**: Filter 4 Mask Select bits  
          11 = Acceptance Mask 3 selected  
          10 = Acceptance Mask 2 selected  
          01 = Acceptance Mask 1 selected  
          00 = Acceptance Mask 0 selected
- bit 4-0 **FSEL4<4:0>**: FIFO Selection bits  
          11111 = Message matching filter is stored in FIFO buffer 31  
          11110 = Message matching filter is stored in FIFO buffer 30  
          .  
          .  
          .  
          00001 = Message matching filter is stored in FIFO buffer 1  
          00000 = Message matching filter is stored in FIFO buffer 0

**Note:** The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

## REGISTER 24-14: CifLTCON4: CAN FILTER CONTROL REGISTER 4 (CONTINUED)

- bit 15     **FLTEN17**: Filter 13 Enable bit  
          1 = Filter is enabled  
          0 = Filter is disabled
- bit 14-13   **MSEL17<1:0>**: Filter 17 Mask Select bits  
          11 = Acceptance Mask 3 selected  
          10 = Acceptance Mask 2 selected  
          01 = Acceptance Mask 1 selected  
          00 = Acceptance Mask 0 selected
- bit 12-8   **FSEL17<4:0>**: FIFO Selection bits  
          11111 = Message matching filter is stored in FIFO buffer 31  
          11110 = Message matching filter is stored in FIFO buffer 30  
          .  
          .  
          .  
          00001 = Message matching filter is stored in FIFO buffer 1  
          00000 = Message matching filter is stored in FIFO buffer 0
- bit 7     **FLTEN16**: Filter 16 Enable bit  
          1 = Filter is enabled  
          0 = Filter is disabled
- bit 6-5   **MSEL16<1:0>**: Filter 16 Mask Select bits  
          11 = Acceptance Mask 3 selected  
          10 = Acceptance Mask 2 selected  
          01 = Acceptance Mask 1 selected  
          00 = Acceptance Mask 0 selected
- bit 4-0   **FSEL16<4:0>**: FIFO Selection bits  
          11111 = Message matching filter is stored in FIFO buffer 31  
          11110 = Message matching filter is stored in FIFO buffer 30  
          .  
          .  
          .  
          00001 = Message matching filter is stored in FIFO buffer 1  
          00000 = Message matching filter is stored in FIFO buffer 0

|                                                                                                                     |
|---------------------------------------------------------------------------------------------------------------------|
| <b>Note:</b> The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'. |
|---------------------------------------------------------------------------------------------------------------------|

# PIC32MX5XX/6XX/7XX

## REGISTER 25-11: ETHRXFC: ETHERNET CONTROLLER RECEIVE FILTER CONFIGURATION REGISTER (CONTINUED)

- bit 7     **CRCERREN:** CRC Error Collection Enable bit  
1 = The received packet CRC must be invalid for the packet to be accepted  
0 = Disable CRC Error Collection filtering  
This bit allows the user to collect all packets that have an invalid CRC.
- bit 6     **CRCOKEN:** CRC OK Enable bit  
1 = The received packet CRC must be valid for the packet to be accepted  
0 = Disable CRC filtering  
This bit allows the user to reject all packets that have an invalid CRC.
- bit 5     **RUNTERREN:** Runt Error Collection Enable bit  
1 = The received packet must be a runt packet for the packet to be accepted  
0 = Disable Runt Error Collection filtering  
  
This bit allows the user to collect all packets that are runt packets. For this filter, a runt packet is defined as any packet with a size of less than 64 bytes (when CRCOKEN = 0) or any packet with a size of less than 64 bytes that has a valid CRC (when CRCOKEN = 1).
- bit 4     **RUNTEN:** Runt Enable bit  
1 = The received packet must not be a runt packet for the packet to be accepted  
0 = Disable Runt filtering  
  
This bit allows the user to reject all runt packets. For this filter, a runt packet is defined as any packet with a size of less than 64 bytes.
- bit 3     **UCEN:** Unicast Enable bit  
1 = Enable Unicast Filtering  
0 = Disable Unicast Filtering  
  
This bit allows the user to accept all unicast packets whose Destination Address matches the Station Address.
- bit 2     **NOTMEEN:** Not Me Unicast Enable bit  
1 = Enable Not Me Unicast Filtering  
0 = Disable Not Me Unicast Filtering  
  
This bit allows the user to accept all unicast packets whose Destination Address does not match the Station Address.
- bit 1     **MCEN:** Multicast Enable bit  
1 = Enable Multicast Filtering  
0 = Disable Multicast Filtering  
  
This bit allows the user to accept all Multicast Address packets.
- bit 0     **BCEN:** Broadcast Enable bit  
1 = Enable Broadcast Filtering  
0 = Disable Broadcast Filtering  
  
This bit allows the user to accept all Broadcast Address packets.

- Note 1:** XOR = True when either one or the other conditions are true, but not both.  
**2:** This Hash Table Filter match is active regardless of the value of the HTEN bit.  
**3:** This Magic Packet Filter match is active regardless of the value of the MPEN bit.

- Note 1:** This register is only used for RX operations.  
**2:** The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0.

# PIC32MX5XX/6XX/7XX

## REGISTER 25-34: EMAC1MWTD: ETHERNET CONTROLLER MAC MII MANAGEMENT WRITE DATA REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 23:16     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 15:8      | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | MWTD<15:8>     |                |                |                |                |                |               |               |
| 7:0       | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | MWTD<7:0>      |                |                |                |                |                |               |               |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-16 **Unimplemented:** Read as '0'

bit 15-0 **MWTD<15:0>:** MII Management Write Data bits

When written, a MII Management write cycle is performed using the 16-bit data and the pre-configured PHY and Register addresses from the EMAC1MADR register.

**Note:** Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

## REGISTER 25-35: EMAC1MRDD: ETHERNET CONTROLLER MAC MII MANAGEMENT READ DATA REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 23:16     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 15:8      | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | MRDD<15:8>     |                |                |                |                |                |               |               |
| 7:0       | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | MRDD<7:0>      |                |                |                |                |                |               |               |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-16 **Unimplemented:** Read as '0'

bit 15-0 **MRDD<15:0>:** MII Management Read Data bits

Following a MII Management Read Cycle, the 16-bit data can be read from this location.

**Note:** Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

# PIC32MX5XX/6XX/7XX

## REGISTER 29-2: DEVCFG1: DEVICE CONFIGURATION WORD 1

| Bit Range | Bit 31/23/15/7    | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|-------------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | r-1<br>—          | r-1<br>—       | r-1<br>—       | r-1<br>—       | r-1<br>—       | r-1<br>—       | r-1<br>—      | r-1<br>—      |
| 23:16     | R/P<br>FWDTEN     | r-1<br>—       | r-1<br>—       | R/P            | R/P            | R/P            | R/P           | R/P           |
| 15:8      | R/P<br>FCKSM<1:0> | R/P            | R/P            | R/P            | r-1<br>—       | R/P            | R/P           | R/P           |
| 7:0       | R/P<br>IESO       | r-1<br>—       | R/P            | r-1<br>—       | r-1<br>—       | R/P            | R/P           | R/P           |
|           |                   |                | FSOSCEN        |                |                |                |               | FNOSC<2:0>    |

### Legend:

R = Readable bit

-n = Value at POR

r = Reserved bit

W = Writable bit

'1' = Bit is set

P = Programmable bit

U = Unimplemented bit, read as '0'

'0' = Bit is cleared

x = Bit is unknown

bit 31-24 **Reserved:** Write '1'

bit 23 **FWDTEN:** Watchdog Timer Enable bit

1 = The WDT is enabled and cannot be disabled by software

0 = The WDT is not enabled; it can be enabled in software

bit 22-21 **Reserved:** Write '1'

bit 20-16 **WDTPS<4:0>:** Watchdog Timer Postscale Select bits

10100 = 1:1048576

10011 = 1:524288

10010 = 1:262144

10001 = 1:131072

10000 = 1:65536

01111 = 1:32768

01110 = 1:16384

01101 = 1:8192

01100 = 1:4096

01011 = 1:2048

01010 = 1:1024

01001 = 1:512

01000 = 1:256

00111 = 1:128

00110 = 1:64

00101 = 1:32

00100 = 1:16

00011 = 1:8

00010 = 1:4

00001 = 1:2

00000 = 1:1

All other combinations not shown result in operation = 10100

bit 15-14 **FCKSM<1:0>:** Clock Switching and Monitor Selection Configuration bits

1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled

01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled


00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled

**Note 1:** Do not disable the Posc (POSCMOD = 11) when using this oscillator source.

# PIC32MX5XX/6XX/7XX

## 124-Terminal Very Thin Leadless Array Package (TL) – 9x9x0.9 mm Body [VTLA]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Microchip Technology Drawing C04-193A Sheet 1 of 2

|                                                                              |     |
|------------------------------------------------------------------------------|-----|
| EMAC1SA0 (Ethernet Controller MAC Station Address 0).....                    | 320 |
| EMAC1SA1 (Ethernet Controller MAC Station Address 1).....                    | 321 |
| EMAC1SA2 (Ethernet Controller MAC Station Address 2).....                    | 322 |
| EMAC1SUPP (Ethernet Controller MAC PHY Support) .                            | 313 |
| EMAC1TEST (Ethernet Controller MAC Test).....                                | 314 |
| ETHALGNERR (Ethernet Controller Alignment Errors Statistics) .....           | 305 |
| ETHCON1 (Ethernet Controller Control 1).....                                 | 284 |
| ETHCON2 (Ethernet Controller Control 2).....                                 | 286 |
| ETHFCSEERR (Ethernet Controller Frame Check Sequence Error Statistics) ..... | 304 |
| ETHFRMRXOK (Ethernet Controller Frames Received OK Statistics) .....         | 303 |
| ETHFRMTXOK (Ethernet Controller Frames Transmitted OK Statistics) .....      | 300 |
| ETHHT0 (Ethernet Controller Hash Table 0).....                               | 288 |
| ETHHT1 (Ethernet Controller Hash Table 1).....                               | 288 |
| ETHIEN (Ethernet Controller Interrupt Enable).....                           | 294 |
| ETHIRQ (Ethernet Controller Interrupt Request).....                          | 295 |
| ETHMCOLFRM (Ethernet Controller Multiple Collision Frames Statistics) .....  | 302 |
| ETHPM0 (Ethernet Controller Pattern Match Offset).....                       | 290 |
| ETHPMC5 (Ethernet Controller Pattern Match Checksum).....                    | 290 |
| ETHRXFC (Ethernet Controller Receive Filter Configuration) .....             | 291 |
| ETHRXOVFLOW (Ethernet Controller Receive Overflow Statistics) .....          | 299 |
| ETHRXST (Ethernet Controller RX Packet Descriptor Start Address).....        | 287 |
| ETHRXWM (Ethernet Controller Receive Watermarks) .                           | 293 |
| ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics) .....    | 301 |
| ETHSTAT (Ethernet Controller Status).....                                    | 297 |
| ETHTXST (Ethernet Controller TX Packet Descriptor Start Address).....        | 287 |
| I2CxCON (I2C Control) .....                                                  | 199 |
| I2CxSTAT (I2C Status).....                                                   | 201 |
| ICxCON (Input Capture 'x' Control) .....                                     | 183 |
| IECx (Interrupt Enable Control).....                                         | 91  |
| IFSx (Interrupt Flag Status).....                                            | 91  |
| INTCON (Interrupt Control).....                                              | 89  |
| INTSTAT (Interrupt Status).....                                              | 90  |
| IPCx (Interrupt Priority Control).....                                       | 92  |
| NVMADDR (Flash Address) .....                                                | 66  |
| NVMCON (Programming Control) .....                                           | 65  |
| NVMDATA (Flash Program Data) .....                                           | 67  |
| NVMKEY (Programming Unlock).....                                             | 66  |
| NVMSRCADDR (Source Data Address).....                                        | 67  |
| OCxCON (Output Compare 'x' Control).....                                     | 187 |
| OSCCON (Oscillator Control) .....                                            | 97  |
| OSCTUN (FRC Tuning).....                                                     | 100 |
| PFABT (Prefetch Cache Abort Statistics) .....                                | 110 |
| PMADDR (Parallel Port Address) .....                                         | 217 |
| PMAEN (Parallel Port Pin Enable).....                                        | 218 |
| PMCON (Parallel Port Control).....                                           | 213 |
| PMMODE (Parallel Port Mode).....                                             | 215 |
| PMSTAT (Parallel Port Status (Slave Modes only)).....                        | 219 |
| RCON (Reset Control) .....                                                   | 71  |
| RSWRST (Software Reset) .....                                                | 72  |

|                                           |     |
|-------------------------------------------|-----|
| RTCCON (RTC Control).....                 | 223 |
| RTCDATE (RTC Date Value) .....            | 228 |
| RTCTIME (RTC Time Value).....             | 227 |
| SPIxCON (SPI Control) .....               | 191 |
| SPIxSTAT (SPI Status) .....               | 193 |
| T1CON (Type A Timer Control).....         | 169 |
| TPTMR (Temporal Proximity Timer).....     | 90  |
| TxCON (Type B Timer Control) .....        | 174 |
| U1ADDR (USB Address).....                 | 150 |
| U1BDTP1 (USB BDT Page 1) .....            | 152 |
| U1BDTP2 (USB BDT Page 2) .....            | 153 |
| U1BDTP3 (USB BDT Page 3) .....            | 153 |
| U1CNFG1 (USB Configuration 1).....        | 154 |
| U1CON (USB Control).....                  | 148 |
| U1EIE (USB Error Interrupt Enable).....   | 146 |
| U1EIR (USB Error Interrupt Status).....   | 145 |
| U1EP0-U1EP15 (USB Endpoint Control) ..... | 155 |
| U1FRMH (USB Frame Number High) .....      | 151 |
| U1FRML (USB Frame Number Low).....        | 150 |
| U1IE (USB Interrupt Enable) .....         | 144 |
| U1IR (USB Interrupt) .....                | 143 |
| U1OTGCON (USB OTG Control) .....          | 141 |
| U1OTGIE (USB OTG Interrupt Enable).....   | 139 |
| U1OTGIR (USB OTG Interrupt Status) .....  | 138 |
| U1OTGSTAT (USB OTG Status) .....          | 140 |
| U1PWRC (USB Power Control) .....          | 142 |
| U1SOF (USB SOF Threshold) .....           | 152 |
| U1STAT (USB Status).....                  | 147 |
| U1TOK (USB Token).....                    | 151 |
| UxMODE (UARTx Mode) .....                 | 207 |
| UxSTA (UARTx Status and Control) .....    | 209 |
| WDTCON (Watchdog Timer Control).....      | 179 |
| Resets .....                              | 69  |
| Revision History.....                     | 420 |
| RTCALRM (RTC ALARM Control).....          | 225 |

## S

|                                        |     |
|----------------------------------------|-----|
| Serial Peripheral Interface (SPI)..... | 189 |
| Software Simulator (MPLAB X SIM) ..... | 349 |
| Special Features.....                  | 333 |

## T

|                                                                                          |     |
|------------------------------------------------------------------------------------------|-----|
| Timer1 Module.....                                                                       | 167 |
| Timer2/3, Timer4/5 Modules.....                                                          | 171 |
| Timing Diagrams                                                                          |     |
| 10-bit Analog-to-Digital Conversion (ASAM = 0, SS-RC<2:0> = 000).....                    | 392 |
| 10-bit Analog-to-Digital Conversion (ASAM = 1, SS-RC<2:0> = 111, SAMC<4:0> = 00001)..... | 393 |
| CAN I/O .....                                                                            | 385 |
| EJTAG .....                                                                              | 398 |
| External Clock .....                                                                     | 366 |
| I/O Characteristics.....                                                                 | 369 |
| I2Cx Bus Data (Master Mode) .....                                                        | 381 |
| I2Cx Bus Data (Slave Mode).....                                                          | 383 |
| I2Cx Bus Start/Stop Bits (Master Mode).....                                              | 381 |
| I2Cx Bus Start/Stop Bits (Slave Mode).....                                               | 383 |
| Input Capture (CAPx) .....                                                               | 374 |
| OCx/PWM.....                                                                             | 375 |
| Output Compare (OCx) .....                                                               | 374 |
| Parallel Master Port Read .....                                                          | 395 |
| Parallel Master Port Write.....                                                          | 396 |
| Parallel Slave Port .....                                                                | 394 |
| SPIx Master Mode (CKE = 0) .....                                                         | 376 |
| SPIx Master Mode (CKE = 1) .....                                                         | 377 |
| SPIx Slave Mode (CKE = 0) .....                                                          | 378 |