

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, I <sup>2</sup> C, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	53
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx564f128ht-v-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

**TABLE 7-6:** INTERRUPT REGISTER MAP FOR PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256L, PIC32MX675F512L AND PIC32MX695F512L DEVICES

SS				Bits															
Virtual Address (BF88_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	INTCON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	SS0	0000
1000	INTCON	15:0	_	_	_	MVEC	_		TPC<2:0>		_	_	_	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000
1010	INTSTAT <sup>(3)</sup>	31:16	-	_	_	_	_	-	_	_	_	_	_	_	-	_	_	_	0000
1010	INTOTAL	15:0	_	_	_	_	_		SRIPL<2:0>		_	_			VEC	<5:0>			0000
1020	IPTMR	31:16 15:0								IPTMR	R<31:0>								0000
1030	IFS0	31:16	I2C1MIF	I2C1SIF	I2C1BIF	U1TXIF SPI3TXIF I2C3MIF	U1RXIF SPI3RXIF I2C3SIF	U1EIF SPI3EIF I2C3BIF	SPI1TXIF	SPI1RXIF	SPI1EIF	OC5IF	IC5IF	T5IF	INT4IF	OC4IF	IC4IF	T4IF	0000
		15:0	INT3IF	OC3IF	IC3IF	T3IF	INT2IF	OC2IF	IC2IF	T2IF	INT1IF	OC1IF	IC1IF	T1IF	INT0IF	CS1IF	CS0IF	CTIF	0000
		31:16	IC3EIF	IC2EIF	IC1EIF	ETHIF	_	-	USBIF	FCEIF	DMA7IF <sup>(2)</sup>	DMA6IF <sup>(2)</sup>	DMA5IF <sup>(2)</sup>	DMA4IF <sup>(2)</sup>	DMA3IF	DMA2IF	DMA1IF	DMA0IF	0000
1040	IFS1	15:0	RTCCIF	FSCMIF	I2C2MIF	I2C2SIF	I2C2BIF	U2TXIF SPI4TXIF I2C5MIF	U2RXIF SPI4RXIF I2C5SIF	U2EIF SPI4EIF I2C5BIF	U3TXIF SPI2TXIF I2C4MIF	U3RXIF SPI2RXIF I2C4SIF	U3EIF SPI2EIF I2C4BIF	CMP2IF	CMP1IF	PMPIF	AD1IF	CNIF	0000
		31:16	_	_	_		_	—	- IZC5511	—	- IZO4WIII	- IZC43II	—	_	_	_	_	_	0000
1050	IFS2	15:0		_	_	_	U5TXIF	U5RXIF	U5EIF	U6TXIF	U6RXIF	U6EIF	U4TXIF	U4RXIF	U4EIF	PMPEIF	IC5EIF	IC4EIF	0000
1060	IEC0	31:16	I2C1MIE	I2C1SIE	I2C1BIE	U1TXIE SPI3TXIE I2C3MIE	U1RXIE SPI3RXIE I2C3SIE	U1EIE SPI3EIE I2C3BIE	SPI1TXIE	SPI1RXIE	SPI1EIE	OC5IE	IC5IE	T5IE	INT4IE	OC4IE	IC4IE	T4IE	0000
		15:0	INT3IE	OC3IE	IC3IE	T3IE	INT2IE	OC2IE	IC2IE	T2IE	INT1IE	OC1IE	IC1IE	T1IE	INT0IE	CS1IE	CS0IE	CTIE	0000
		31:16	IC3EIE	IC2EIE	IC1EIE	ETHIE	_	_	USBIE	FCEIE	DMA7IE <sup>(2)</sup>	DMA6IE <sup>(2)</sup>	DMA5IE <sup>(2)</sup>	DMA4IE <sup>(2)</sup>	DMA3IE	DMA2IE	DMA1IE	DMA0IE	0000
1070	IEC1	15:0	RTCCIE	FSCMIE	I2C2MIE	I2C2SIE	I2C2BIE	U2TXIE SPI4TXIE I2C5MIE	U2RXIE SPI4RXIE I2C5SIE	U2EIE SPI4EIE I2C5BIE	U3TXIE SPI2TXIE I2C4MIE	U3RXIE SPI2RXIE I2C4SIE	U3EIE SPI2EIE I2C4BIE	CMP2IE	CMP1IE	PMPIE	AD1IE	CNIE	0000
4000	IFOO	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1080	IEC2	15:0	_	_	_	_	U5TXIE	U5RXIE	U5EIE	U6TXIE	U6RXIE	U6EIE	U4TXIE	U4RXIE	U4EIE	PMPEIE	IC5EIE	IC4EIE	0000
1090	IPC0	31:16	_	_	_		INT0IP<2:0>	•	INTOIS	S<1:0>	_	_	_		CS1IP<2:0>	•	CS1IS	S<1:0>	0000
1090	IFCU	15:0	_	_	_		CS0IP<2:0>		CS0IS	S<1:0>	_	_	_		CTIP<2:0>		CTIS	<1:0>	0000
10A0	IPC1	31:16	-	_	_		INT1IP<2:0>			S<1:0>	_	_	_		OC1IP<2:0>	•	OC1IS		0000
	0.	15:0		_	_		IC1IP<2:0>		IC1IS		_	_			T1IP<2:0>		T1IS-		0000
10B0	IPC2	31:16	_		_		INT2IP<2:0>		INT2IS		_	_	_	'	OC2IP<2:0>	•	OC2IS		0000
	-	15:0	_	_	_		IC2IP<2:0>		IC2IS		_	_	_		T2IP<2:0>		T2IS-		0000
10C0	IPC3	31:16	_	_	_		INT3IP<2:0>		INT3IS		_	_	_	'	OC3IP<2:0>	•	OC3IS		0000
		15:0	_		_		IC3IP<2:0>		IC3IS		_	_	_		T3IP<2:0>		T3IS-	<1:0>	0000

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Note Registers" for more information.

These bits are not available on PIC32MX664 devices.

This register does note have associated CLR, SET, and INV registers.

#### REGISTER 7-6: IPCx: INTERRUPT PRIORITY CONTROL REGISTER (CONTINUED)

```
bit 12-10 IP01<2:0>: Interrupt Priority bits
           111 = Interrupt priority is 7
           010 = Interrupt priority is 2
           001 = Interrupt priority is 1
           000 = Interrupt is disabled
bit 9-8
          IS01<1:0>: Interrupt Sub-priority bits
           11 = Interrupt sub-priority is 3
           10 = Interrupt sub-priority is 2
           01 = Interrupt sub-priority is 1
           00 = Interrupt sub-priority is 0
bit 7-5
          Unimplemented: Read as '0'
bit 4-2
          IP00<2:0>: Interrupt Priority bits
           111 = Interrupt priority is 7
           010 = Interrupt priority is 2
           001 = Interrupt priority is 1
           000 = Interrupt is disabled
bit 1-0
          IS00<1:0>: Interrupt Sub-priority bits
           11 = Interrupt sub-priority is 3
           10 = Interrupt sub-priority is 2
           01 = Interrupt sub-priority is 1
           00 = Interrupt sub-priority is 0
```

**Note:** This register represents a generic definition of the IPCx register. Refer to Table 7-1 for the exact bit definitions.

#### REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	R/W-y	R/W-y	R/W-y	R/W-0	R/W-0	R/W-1
31:24	-	_	P	LLODIV<2:0	>	F	FRCDIV<2:0>	
00.40	U-0	R-0	R-1	R/W-y	R/W-y	R/W-y	R/W-y	R/W-y
23:16	_	SOSCRDY	PBDIVRDY	PBDI\	/<1:0>	Р	LLMULT<2:0>	•
45.0	U-0	R-0	R-0	R-0	U-0	R/W-y	R/W-y	R/W-y
15:8	_		COSC<2:0>				NOSC<2:0>	
7.0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-y	R/W-0
7:0	CLKLOCK	ULOCK	SLOCK	SLPEN	CF	UFRCEN	SOSCEN	OSWEN

**Legend:** y = Value set from Configuration bits on POR

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-30 Unimplemented: Read as '0'

bit 29-27 PLLODIV<2:0>: Output Divider for PLL

111 = PLL output divided by 256

110 = PLL output divided by 64

101 = PLL output divided by 32

100 = PLL output divided by 16

011 = PLL output divided by 8

010 = PLL output divided by 4

001 = PLL output divided by 2

000 = PLL output divided by 1

bit 26-24 FRCDIV<2:0>: Internal Fast RC (FRC) Oscillator Clock Divider bits

111 = FRC divided by 256

110 = FRC divided by 64

101 = FRC divided by 32

100 = FRC divided by 16

011 = FRC divided by 8

010 = FRC divided by 4

001 = FRC divided by 2 (default setting)

000 = FRC divided by 1

bit 23 Unimplemented: Read as '0'

bit 22 SOSCRDY: Secondary Oscillator (Sosc) Ready Indicator bit

1 = Indicates that the Secondary Oscillator is running and is stable

0 = Secondary Oscillator is still warming up or is turned off

bit 21 PBDIVRDY: Peripheral Bus Clock (PBCLK) Divisor Ready bit

1 = PBDIV<1:0> bits can be written

0 = PBDIV<1:0> bits cannot be written

bit 20-19 PBDIV<1:0>: Peripheral Bus Clock (PBCLK) Divisor bits

11 = PBCLK is SYSCLK divided by 8 (default)

10 = PBCLK is SYSCLK divided by 4

01 = PBCLK is SYSCLK divided by 2

00 = PBCLK is SYSCLK divided by 1

**Note:** Writes to this register require an unlock sequence. Refer to **Section 6. "Oscillator"** (DS60001112) in the "PIC32 Family Reference Manual" for details.

REGISTER 9-8: CHEW3: CACHE WORD 3

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
31:24				CHEW3<	:31:24>			
22.40	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
23:16				CHEW3<	:23:16>			
15.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
15:8				CHEW3	<15:8>			
7.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
7:0				CHEW3	<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 **CHEW3<31:0>:** Word 3 of the cache line selected by CHEIDX<3:0> bits (CHEACC<3:0>) Readable only if the device is not code-protected.

**Note:** This register is a window into the cache data array and is only readable if the device is not code-protected.

#### **REGISTER 9-9: CHELRU: CACHE LRU REGISTER**

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R-0
31.24	_	_	_	_		_	_	CHELRU<24>
22,46	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
23:16				CHELRI	J<23:16>			
45.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
15:8				CHELR	U<15:8>			
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7:0				CHELF	RU<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-25 Unimplemented: Write '0'; ignore read

bit 24-0 CHELRU<24:0>: Cache Least Recently Used State Encoding bits

Indicates the pseudo-LRU state of the cache.

#### REGISTER 9-10: CHEHIT: CACHE HIT STATISTICS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
31:24				CHEHIT<	:31:24>			
22:40	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
23:16				CHEHIT<	:23:16>			
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
15:8				CHEHIT	<15:8>			
7.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
7:0				CHEHIT	<7:0>			

#### Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### bit 31-0 CHEHIT<31:0>: Cache Hit Count bits

Incremented each time the processor issues an instruction fetch or load that hits the prefetch cache from a cacheable region. Non-cacheable accesses do not modify this value.

## REGISTER 9-11: CHEMIS: CACHE MISS STATISTICS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
31.24				CHEMIS<	<31:24>			
23:16	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
23.10				CHEMIS<	<23:16>			
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
15:8				CHEMIS	<15:8>			
7.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
7:0				CHEMIS	S<7:0>			

#### Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### bit 31-0 CHEMIS<31:0>: Cache Miss Count bits

Incremented each time the processor issues an instruction fetch from a cacheable region that misses the prefetch cache. Non-cacheable accesses do not modify this value.

TABLE 10-3: DN	IA CHANNELS 0-7 REGISTER MAP (	(CONTINUED)
----------------	--------------------------------	-------------

ess			Bits																
Virtual Address (BF88_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
3290	DCH2DAT	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3230	DOMEDA	15:0	_	_	_	_	_	_	_	_				CHPDA	\T<7:0>	•			0000
32A0	DCH3CON	31:16	_		_	_		_	_	_	_	_	_	_	_	_	_	_	0000
		15:0	CHBUSY		_			_	_	CHCHNS	CHEN	CHAED	CHCHN	CHAEN		CHEDET	CHPR	I<1:0>	0000
32B0	DCH3ECON	31:16	_	_	_	-		_	_	_	OFOROE	OARORT	DATEN	CHAIR					00FF
-		15:0 31:16			_	CHSIR:					CFORCE CHSDIE	CABORT CHSHIE	PATEN CHDDIE	SIRQEN	AIRQEN CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
32C0	DCH3INT	15:0	_					_	_		CHSDIF	CHSHIF	CHDDIE	CHDHIF	CHBCIE	CHCCIE	CHTAIF	CHERIF	0000
		31:16										OFIOTIII	OFIDDII	OFIDERIII	OFIDOR	OHOOH	OHIAII	OFFERM	0000
32D0	DCH3SSA	15:0								CHSSA	N<31:0>								0000
0050	DOLLODOA	31:16								OUDOA	04.0								0000
32E0	DCH3DSA	15:0								CHDSA	1<31:0>								0000
32F0	DCH3SSIZ	31:16	_	_	_	-	-	_	_	_	_	_	_	_	_	_	_	_	0000
321 0	DOMOGOL	15:0		CHSSIZ<15:0> 0000															
3300	DCH3DSIZ	31:16	_	_	_	_	_	_	_		_	_	_	_	_	_	_	_	0000
		15:0								CHDSIZ	Z<15:0>								0000
3310	DCH3SPTR	31:16 15:0		_	_	_	_	_	_	CHSPTI	P <15:0>	_	_	_	_	_	_	_	0000
		31:16	_	_	_	_	_	_	_		— —	_	_	_	_	_	_	_	0000
3320	DCH3DPTR	15:0			_			_	_	CHDPT			_	_	_		_		0000
		31:16	_	_	_	_	_	_	_		_	_	_	_	_	_	_	_	0000
3330	DCH3CSIZ	15:0								CHCSIZ	Z<15:0>								0000
22.40	DOLLOODED	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3340	DCH3CPTR	15:0								CHCPT	R<15:0>								0000
3350	DCH3DAT	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	DONODAN	15:0	_	_	_	_		_	_	_			I	CHPDA	\T<7:0>	1	1		0000
3360	DCH4CON	31:16		_	_	_	_	_	_		_				_		_		0000
		15:0	CHBUSY					_		CHCHNS	CHEN	CHAED	CHCHN	CHAEN		CHEDET	CHPR	I<1:0>	0000
3370	DCH4ECON	31:16 15:0	_	_	_	— CHSIR	— O < 7:0>	_	_	_	CFORCE	CABORT	PATEN	SIRQEN	Q<7:0> AIRQEN	_	_	_	00FF FF00
		31:16	_	_	_	— CHSIK	J<7:0>	_	_	_	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
3380	DCH4INT	15:0	_	_	_	_		_	_	_	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
		31:16										23					2		0000
3390	DCH4SSA	15:0								CHSSA	\<31:0>								0000
2240	DCH4DC4	31:16								CHDCA	-21:0-								0000
33A0	DCH4DSA	15:0								CHDSA	N<01.U>								0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information

<sup>2:</sup> DMA channels 4-7 are not available on PIC32MX534/564/664/764 devices.

### REGISTER 10-4: DCRCCON: DMA CRC CONTROL REGISTER (CONTINUED)

- bit 6 CRCAPP: CRC Append Mode bit<sup>(1)</sup>
  - 1 = The DMA transfers data from the source into the CRC but not to the destination. When a block transfer completes the DMA writes the calculated CRC value to the location given by CHxDSA
  - 0 = The DMA transfers data from the source through the CRC obeying WBO as it writes the data to the destination
- bit 5 CRCTYP: CRC Type Selection bit
  - 1 = The CRC module will calculate an IP header checksum
  - 0 = The CRC module will calculate a LFSR CRC
- bit 4-3 Unimplemented: Read as '0'
- bit 2-0 CRCCH<2:0>: CRC Channel Select bits
  - 111 = CRC is assigned to Channel 7
  - 110 = CRC is assigned to Channel 6
  - 101 = CRC is assigned to Channel 5
  - 100 = CRC is assigned to Channel 4
  - 011 = CRC is assigned to Channel 3
  - 010 = CRC is assigned to Channel 2
  - 001 = CRC is assigned to Channel 1
  - 000 = CRC is assigned to Channel 0

Note 1: When WBO = 1, unaligned transfers are not supported and the CRCAPP bit cannot be set.

#### REGISTER 11-9: U1EIE: USB ERROR INTERRUPT ENABLE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0						
31:24		_	_	_	_	_	_	_
22,46	U-0	U-0						
23:16	_	_	_	_	_	_	_	_
15:8	U-0	U-0						
15.6		_	_	_	_	_	_	_
	R/W-0	R/W-0						
7:0	BTSEE	BMXEE	DMAEE	BTOEE	DFN8EE	CRC16EE	CRC5EE <sup>(1)</sup> EOFEE <sup>(2)</sup>	PIDEE

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7 BTSEE: Bit Stuff Error Interrupt Enable bit

1 = BTSEF interrupt is enabled0 = BTSEF interrupt is disabled

bit 6 BMXEE: Bus Matrix Error Interrupt Enable bit

1 = BMXEF interrupt is enabled0 = BMXEF interrupt is disabled

bit 5 DMAEE: DMA Error Interrupt Enable bit

1 = DMAEF interrupt is enabled0 = DMAEF interrupt is disabled

bit 4 BTOEE: Bus Turnaround Time-out Error Interrupt Enable bit

1 = BTOEF interrupt is enabled0 = BTOEF interrupt is disabled

bit 3 **DFN8EE:** Data Field Size Error Interrupt Enable bit

1 = DFN8EF interrupt is enabled0 = DFN8EF interrupt is disabled

bit 2 CRC16EE: CRC16 Failure Interrupt Enable bit

1 = CRC16EF interrupt is enabled0 = CRC16EF interrupt is disabled

bit 1 CRC5EE: CRC5 Host Error Interrupt Enable bit (1)

1 = CRC5EF interrupt is enabled0 = CRC5EF interrupt is disabled

**EOFEE:** EOF Error Interrupt Enable bit<sup>(2)</sup>

1 = EOF interrupt is enabled0 = EOF interrupt is disabled

bit 0 PIDEE: PID Check Failure Interrupt Enable bit

1 = PIDEF interrupt is enabled0 = PIDEF interrupt is disabled

Note 1: Device mode.

Host mode.

2:

Note: For an interrupt to propagate USBIF, the UERRIE bit (U1IE<1>) must be set.

### REGISTER 11-11: U1CON: USB CONTROL REGISTER (CONTINUED)

- bit 1 PPBRST: Ping-Pong Buffers Reset bit
  - 1 = Reset all Even/Odd buffer pointers to the Even buffer descriptor banks
  - 0 = Even/Odd buffer pointers are not reset
- bit 0 USBEN: USB Module Enable bit(4)
  - 1 = USB module and supporting circuitry is enabled
  - 0 = USB module and supporting circuitry is disabled

SOFEN: SOF Enable bit (5)

- 1 = SOF token is sent every 1 ms
- 0 = SOF token is disabled
- **Note 1:** Software is required to check this bit before issuing another token command to the U1TOK register (see Register 11-15).
  - 2: All host control logic is reset any time that the value of this bit is toggled.
  - 3: Software must set RESUME for 10 ms in Device mode, or for 25 ms in Host mode, and then clear it to enable remote wake-up. In Host mode, the USB module will append a low-speed EOP to the RESUME signaling when this bit is cleared.
  - 4: Device mode.
  - 5: Host mode.

## 15.0 WATCHDOG TIMER (WDT)

Note:

This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 8. "Watchdog Timer and Power-up Timer" in the "PIC32 (DS60001114) Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).


This section describes the operation of the WDT and Power-up Timer of the PIC32MX5XX/6XX/7XX.

The WDT, when enabled, operates from the internal Low-Power Oscillator (LPRC) clock source and can be used to detect system software malfunctions by resetting the device if the WDT is not cleared periodically in software. Various WDT time-out periods can be selected using the WDT postscaler. The WDT can also be used to wake the device from Sleep or Idle mode.

The following are key features of the WDT module:

- · Configuration or software controlled
- · User-configurable time-out period
- · Can wake the device from Sleep or Idle mode

FIGURE 15-1: WATCHDOG TIMER AND POWER-UP TIMER BLOCK DIAGRAM



**NOTES:** 

# 20.1 Control Registers

# TABLE 20-1: UART1 THROUGH UART6 REGISTER MAP

0.00	SS	LL 20-1.		Bits																
000   01500E    150   015	Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9			22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
150	6000	U1MODE <sup>(1)</sup>			_				-	-	_							_	-	
17   17   17   18   17   17   18   17   18   18		01111022	_	ON	_	SIDL	IREN	RTSMD		UEN-		WAKE	LPBACK	ABAUD			PDSE	L<1:0>	STSEL	0000
150	6010	U1STA <sup>(1)</sup>		_			_										1	1		-
Marker				UTXISE	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISI	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	
15.0	6020	U1TXREG		_	_	_							_	_	_	_	_	_	_	0000
Marker				_	_	_					TX8		ı		Transmit	Register	1			_
March   Marc	6030	U1RXREG		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BRG   15:0		• • • • • • • • • • • • • • • • • • • •		_	_	_	_				RX8		ı		Receive	Register	1			
0000   04MODE   03116	6040	U1BRG <sup>(1)</sup>		_	_	_	_	_	_		_		_	_	_	_	_	_	_	_
MANOPETON   15.0   ON		•	15:0		1	1					BRG<	:15:0>	ı		1	1	1			
STATE   STAT	6200	U4MODE <sup>(1)</sup>			_		_				_		_		_		_	_		0000
150			<b></b>	ON	_	SIDL	IREN					WAKE	LPBACK	ABAUD			PDSE	L<1:0>	STSEL	
150   UTXINES   UTXINES	6210	U4STA <sup>(1)</sup>															ı			-
15.0	02.0	0.0	15:0	UTXISE	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISI	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
15:0	6220	U4TXREG		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
0.000   0.00		0117120		_	_	_					TX8		ı		Transmit	Register	1			_
15.0	6230	U4RXREG		_	_	_					_		_	_	_	_	_	_	_	_
000   000	0200	011011120		_	_	_	_	_	_	_	RX8				Receive	Register	•			_
15:0	6240	LIABRG(1)	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
15:0   ON   -   SIDL   IREN   RTSMD   -   UEN-1:0>   WAKE   LPBACK   ABAUD   RXINV   BRGH   PDSEL<1:0>   STSEL   0000	0210	OIDITO	15:0			•					BRG<	:15:0>					•			0000
15:0	6400	U3MODE <sup>(1)</sup>		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
6410 U3STA <sup>(1)</sup> 15:0 UTXISEL<1:0> UTXINV URXEN UTXBRK UTXEN UTXBF TRMT URXISEL<1:0> ADDEN RIDLE PERR FERR OERR URXDA 0:10  6420 U3TXREG 15:0	0100	COMODE	15:0	ON	_	SIDL	IREN	RTSMD	_	UEN-		WAKE	LPBACK	ABAUD	l		PDSE	L<1:0>	STSEL	0000
15:0	6410	U3STA <sup>(1)</sup>	31:16	_			_				ADM_EN			1			,	•		0000
6420 U3TXREG	0110	000171		UTXISE	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISI	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
15:0	6420	LISTYREG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6430 U3RXREG	0420	OSTARLO	15:0	_	_	_	_	_	_	_	TX8				Transmit	Register				0000
15:0	6430	LISRYREG		_	_	_	_				_		_	_	_	_	_	_	_	0000
6440 U3BRG <sup>(1)</sup> 15:0 BRG<15:0> 0000 6600 U6MODE <sup>(1)</sup> 31:16 — — — — — — — — — — — — — — — — — — —	0100	CONTRICE	15:0	_	_	_	_	_	_	_	RX8				Receive	Register				0000
15:0	6440	LI3BRG(1)	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6600 U6MODE(1) 15:0 ON - SIDL IREN WAKE LPBACK ABAUD RXINV BRGH PDSEL<1:0> STSEL 0000 ADDR<7:0> ADDR<7:0> 0000	0740	OODING. 7	15:0								BRG<	:15:0>								0000
15:0 ON — SIDL IREN — — — WAKE LPBACK ABAUD RXINV BRGH PDSEL*1:0> STSEL 0000 6610 LIGSTA(1) 31:16 — — — — — ADM_EN ADDR<7:0> 0000	6600	LIGMODE(1)	31:16	_	_	_	_	_	_	_	_	_		_	_	_	_	_	_	0000
6610   1/6STA(1)	3000	OOMODE, ,	15:0	ON	_	SIDL	IREN			_	_	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	L<1:0>	STSEL	0000
15:0 UTXISEL<1:0> UTXINV URXEN UTXBRK UTXEN UTXBF TRMT URXISEL<1:0> ADDEN RIDLE PERR FERR OERR URXDA 0110	6610	116STA(1)	31:16	_	_	_	_		_	_	ADM_EN				ADDF	R<7:0>				0000
	0010	063 IA	15:0	UTXISE	EL<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISI	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110

PIC32MX5XX/6XX/7XX

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

#### REGISTER 20-2: UxSTA: UARTX STATUS AND CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
31:24	_	_	_	-	_	-	_	ADM_EN
22.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16				ADDR<	<7:0>			
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0, HC	R/W-0	R-0	R-1
15:8	UTXISE	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT
7.0	R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/W-0, HS	R-0
7:0	URXISE	L<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA

Legend:HS = Set by hardwareHC = Cleared by hardwareR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-25 Unimplemented: Read as '0'

bit 24 ADM EN: Automatic Address Detect Mode Enable bit

1 = Automatic Address Detect mode is enabled

0 = Automatic Address Detect mode is disabled

bit 23-16 ADDR<7:0>: Automatic Address Mask bits

When the ADM\_EN bit is '1', this value defines the address character to use for automatic address detection.

bit 15-14 UTXISEL<1:0>: TX Interrupt Mode Selection bits

11 = Reserved, do not use

10 = Interrupt is generated and asserted while the transmit buffer is empty

01 = Interrupt is generated and asserted when all characters have been transmitted

00 = Interrupt is generated and asserted while the transmit buffer contains at least one empty space

bit 13 UTXINV: Transmit Polarity Inversion bit

If IrDA mode is disabled (i.e., IREN (UxMODE<12>) is '0'):

1 = UxTX Idle state is '0'

0 = UxTX Idle state is '1'

#### If IrDA mode is enabled (i.e., IREN (UxMODE<12>) is '1'):

1 = IrDA encoded UxTX Idle state is '1'

0 = IrDA encoded UxTX Idle state is '0'

bit 12 URXEN: Receiver Enable bit

1 = UARTx receiver is enabled. UxRX pin is controlled by UARTx (if ON = 1)

0 = UARTx receiver is disabled. UxRX pin is ignored by the UARTx module. UxRX pin is controlled by port.

bit 11 UTXBRK: Transmit Break bit

1 = Send Break on next transmission. Start bit followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion.

0 = Break transmission is disabled or completed

bit 10 UTXEN: Transmit Enable bit

1 = UARTx transmitter is enabled. UxTX pin is controlled by UARTx (if ON = 1)

0 = UARTx transmitter is disabled. Any pending transmission is aborted and buffer is reset. UxTX pin is controlled by port.

bit 9 UTXBF: Transmit Buffer Full Status bit (read-only)

1 = Transmit buffer is full

0 = Transmit buffer is not full, at least one more character can be written

#### REGISTER 22-1: RTCCON: RTC CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
31:24	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0					
31.24	_	_	_	_	_	_	CAL<9	>8:0					
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
23.10		CAL<7:0>											
15:8	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0					
15.6	ON <sup>(1,2)</sup>	_	SIDL	_	_	_	_	_					
7.0	R/W-0	R-0	U-0	U-0	R/W-0	R-0	R-0	R/W-0					
7:0	RTSECSEL(3)	RTCCLKON	_	_	RTCWREN <sup>(4)</sup>	RTCSYNC	HALFSEC <sup>(5)</sup>	RTCOE					

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-26 Unimplemented: Read as '0'

bit 25-16 CAL<9:0>: RTC Drift Calibration bits, which contain a signed 10-bit integer value

111111111 = Minimum negative adjustment, subtracts 1 RTC clock pulse every one minute

•

•

1000000000 = Maximum negative adjustment, subtracts 512 clock pulses every one minute 0111111111 = Maximum positive adjustment, adds 511 RTC clock pulses every one minute

:

000000001 = Minimum positive adjustment, adds 1 RTC clock pulse every one minute 0000000000 = No adjustment

bit 15 ON: RTCC On bit<sup>(1,2)</sup>

1 = RTCC module is enabled

0 = RTCC module is disabled

bit 14 Unimplemented: Read as '0'

bit 13 SIDL: Stop in Idle Mode bit

1 = Disables the PBCLK to the RTCC when CPU enters in Idle mode

0 = Continue normal operation in Idle mode

bit 12-8 Unimplemented: Read as '0'

bit 7 RTSECSEL: RTCC Seconds Clock Output Select bit (3)

1 = RTCC Seconds Clock is selected for the RTCC pin

0 = RTCC Alarm Pulse is selected for the RTCC pin

bit 6 RTCCLKON: RTCC Clock Enable Status bit

1 = RTCC Clock is actively running

0 = RTCC Clock is not running

bit 5-4 Unimplemented: Read as '0'

**Note 1:** The ON bit is only writable when RTCWREN = 1.

- 2: When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
- 3: Requires RTCOE = 1 (RTCCON<0>) for the output to be active.
- **4:** The RTCWREN bit can only be set when the write sequence is enabled.
- 5: This bit is read-only. It is cleared to '0' on a write to the seconds bit fields (RTCTIME<14:8>).

Note: This register is only reset on a Power-on Reset (POR).

# 25.1 Control Registers

TABLE 25-5: ETHERNET CONTROLLER REGISTER SUMMARY FOR PIC32MX664F064H, PIC32MX664F128H, PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256H, PIC32MX675F512H, PIC32MX775F256H, PIC32MX775F512H, PIC32MX775F512H, PIC32MX775F512L, PIC32MX764F128H, PIC32MX764F128H, PIC32MX775F256L, PIC32MX775F256L, PIC32MX775F512L AND PIC32MX795F512L DEVICES

ss					· · ·					В	its								
Virtual Address (BF88_#)	Register Name <sup>(1)</sup>	Bit Range	56 EV HIGH     30/14     29/13     28/12     27/11     26/10     25/9     24/8     23/7     22/6     21/5     20/4     19/3     18/2     17/1     16/0     8/9 EV										All Resets						
9000	ETHCON1	31:16								PTV<	:15:0>								0000
9000	LITICONT	15:0	ON	_	SIDL	_	_	_	TXRTS	RXEN	AUTOFC	_	_	MANFC	_	_	_	BUFCDEC	0000
9010	ETHCON2	31:16	_	1	_	_	-	_	_	_	_	_	_	_	_	_	_	_	0000
00.0	211100112	15:0	_	_	_	_	_				XBUFSZ<6:0	)>			_	_	_	_	0000
9020	ETHTXST												0000						
		15:0							TXSTADE								_	_	0000
9030	ETHRXST	31:16									DR<31:16>								0000
		15:0							RXSTADI	DR<15:2>							_	_	0000
9040	ETHHT0		HTZ31:05										0000						
		15:0										0000							
9050	ETHHT1	HT<63:32> ⊢									0000								
		-										0000							
9060	ETHPMM0	PMM<31·0>									0000								
		15:0 31:16																	0000
9070	ETHPMM1	15:0								PMM<	63:32>								0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
9080	ETHPMCS	15:0									<15:0>								0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
9090	ETHPMO	15:0								PMO•	<15:0>								0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
90A0	ETHRXFC		LITEN	MDEN		NOTDM		DMMO	DE 0:0		CRC	CRC	RUNT	DUNTEN	LIOEN	NOT			
		15:0	HTEN	MPEN	_	NOTPM		PMMOI	DE<3:0>		ERREN	OKEN	ERREN	RUNTEN	UCEN	MEEN	MCEN	BCEN	0000
90B0	ETHRXWM	31:16	_	_	_	_	_	_	_	_					M<7:0>				0000
		15:0	_		_	_		_	_					RXEW	M<7:0>				0000
0000	ETI UEN:	31:16		_	_			_	_	_	_	_		_	_	_	_	_	0000
90C0	ETHIEN	15:0	_	TX BUSEIE	RX BUSEIE	_	-	_	EW MARKIE	FW MARKIE	RX DONEIE	PK TPENDIE	RX ACTIE	_	TX DONEIE	TX ABORTIE	RX BUFNAIE	RX OVFLWIE	0000
90D0	ETHIRQ	31:16	_		_			_	_					_		_	_	_	0000
3000	LIHIKU	15:0		TXBUSE	RXBUSE	_	_		EWMARK	FWMARK	RXDONE	PKTPEND	RXACT	_	TXDONE	TXABORT	RXBUFNA	RXOVFLW	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

PIC32MX5XX/6XX/7XX

Note 1: All registers in this table (with the exception of ETHSTAT) have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

<sup>2:</sup> Reset values default to the factory programmed value.

## REGISTER 25-14: ETHIRQ: ETHERNET CONTROLLER INTERRUPT REQUEST REGISTER

bit 6 **PKTPEND:** Packet Pending Interrupt bit

1 = RX packet pending in memory

0 = RX packet is not pending in memory

This bit is set when the BUFCNT counter has a value other than '0'. It is cleared by either a Reset or by writing the BUFCDEC bit to decrement the BUFCNT counter. Writing a '0' or a '1' has no effect.

bit 5 RXACT: Receive Activity Interrupt bit

1 = RX packet data was successfully received

0 = No interrupt pending

This bit is set whenever RX packet data is stored in the RXBM FIFO. It is cleared by either a Reset or CPU write of a '1' to the CLR register.

bit 4 **Unimplemented:** Read as '0'

bit 3 **TXDONE:** Transmit Done Interrupt bit

1 = TX packet was successfully sent

0 = No interrupt pending

This bit is set when the currently transmitted TX packet completes transmission, and the Transmit Status Vector is loaded into the first descriptor used for the packet. It is cleared by either a Reset or CPU write of a '1' to the CLR register.

bit 2 TXABORT: Transmit Abort Condition Interrupt bit

1 = TX abort condition occurred on the last TX packet

0 = No interrupt pending

This bit is set when the MAC aborts the transmission of a TX packet for one of the following reasons:

- · Jumbo TX packet abort
- · Underrun abort
- Excessive defer abort
- · Late collision abort
- · Excessive collisions abort

This bit is cleared by either a Reset or CPU write of a '1' to the CLR register.

bit 1 RXBUFNA: Receive Buffer Not Available Interrupt bit

1 = RX Buffer Descriptor Not Available condition has occurred

0 = No interrupt pending

This bit is set by a RX Buffer Descriptor Overrun condition. It is cleared by either a Reset or a CPU write of a '1' to the CLR register.

bit 0 RXOVFLW: Receive FIFO Over Flow Error bit

1 = RX FIFO Overflow Error condition has occurred

0 = No interrupt pending

RXOVFLW is set by the RXBM Logic for an RX FIFO Overflow condition. It is cleared by either a Reset or CPU write of a '1' to the CLR register.

**Note:** It is recommended to use the SET, CLR, or INV registers to set or clear any bit in this register. Setting or clearing any bits in this register should only be done for debug/test purposes.

# TABLE 29-1: DEVCFG: DEVICE CONFIGURATION WORD SUMMARY

ess		Bits									<b>"</b>								
Virtual Address (BFC0_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
٥٦٥٥	DEVCFG3	31:16	FVBUSONIO	FUSBIDIO	_	_	- FCANIO FETHIO FMIIEN				F	FSRSSEL<2:0>		xxxx					
2FF0	DEVCEGS	15:0								USERID	<15:0>								xxxx
2554	DEVCFG2	31:16	_	_	_	_	_	_	_		_		_	_	_	FF	PLLODIV<2:0	)>	xxxx
2664	DEVCFG2	15:0	UPLLEN	_	_	_	_	UF	PLLIDIV<2:0	>	_	F	PLLMUL<2:0	)>	-	F	PLLIDIV<2:0	>	xxxx
2550	DEVCFG1	31:16	_	_		_	_			FWDTEN				WDTPS<4:0>			xxxx		
2660	DEVCEGI	15:0	FCKSM	<1:0>	FPBDI	V<1:0>	_	OSCIOFNC	POSCM	OD<1:0>	IESO	_	FSOSCEN	_	_	F	NOSC<2:0>	•	xxxx
2550	DEVCFG0	FVGC0 31:16 CP BWP PWP<7:4>		<7:4>		xxxx													
ZFFC	DEVCEGO	15:0		PWP<	3:0>		_	_	_	_	_	_	_	_	ICESEL	_	DEBUG	G<1:0>	xxxx

PIC32MX5XX/6XX/7XX

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

## TABLE 29-2: DEVICE ID, REVISION, AND CONFIGURATION SUMMARY


ess		0		Bits											(1)				
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
F200	DDDCON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
F200	DDPCON	15:0	_	_	_	_	_	_	_	_	ı	_	_	_	JTAGEN	TROEN	_	TDOEN	0008
F000	DEVID	31:16		VER-	<3:0>							DEVID	<27:16>						xxxx
F220	DEVID	15:0	DEVID<15:0> xxxx									xxxx							
F230 SYSKEY 31:16 SYSKEY<31:0>								•		•	0000								
F230	SYSKEY	15:0								SISKE	1<31.0>								0000

 $\textbf{Legend:} \qquad \textbf{x} = \text{unknown value on Reset;} \\ \textbf{--} = \text{unimplemented, read as '0'. Reset values are shown in hexadecimal.}$ 

Note 1: Reset values are dependent on the device variant. Refer to "PIC32MX5XX/6XX/7XX Family Silicon Errata and Data Sheet Clarification" (DS80000480) for more information.

## 64-Lead Plastic Thin Quad Flatpack (PT)-10x10x1 mm Body, 2.00 mm Footprint [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS						
Dimensior	MIN	NOM	MAX				
Number of Leads	N		64				
Lead Pitch	е		0.50 BSC				
Overall Height	Α	-	-	1.20			
Molded Package Thickness	A2	0.95	1.00	1.05			
Standoff	A1	0.05	-	0.15			
Foot Length	L	0.45	0.60	0.75			
Footprint	L1		1.00 REF				
Foot Angle	ф	0°	3.5°	7°			
Overall Width	Е	12.00 BSC					
Overall Length	D	12.00 BSC					
Molded Package Width	E1	10.00 BSC					
Molded Package Length	D1		10.00 BSC				
Lead Thickness	С	0.09	-	0.20			
Lead Width	b	0.17	0.22	0.27			
Mold Draft Angle Top	α	11°	12°	13°			
Mold Draft Angle Bottom	β	11°	12°	13°			

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- $2. \ Chamfers \ at \ corners \ are \ optional; \ size \ may \ vary.$
- 3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085C Sheet 2 of 2

# 64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 7.15 x 7.15 Exposed Pad [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	N	<b>IILLIMETER</b>	S				
Dimension	Limits	MIN	NOM	MAX				
Number of Pins	N		64					
Pitch	е		0.50 BSC					
Overall Height	Α	0.80	0.90	1.00				
Standoff	A1	0.00	0.02	0.05				
Contact Thickness	A3		0.20 REF					
Overall Width	E		9.00 BSC					
Exposed Pad Width	E2	7.05	7.15	7.50				
Overall Length	D		9.00 BSC					
Exposed Pad Length	D2	7.05	7.15	7.50				
Contact Width	b	0.18	0.25	0.30				
Contact Length	L	0.30	0.40	0.50				
Contact-to-Exposed Pad	K	0.20	-	-				

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-149C Sheet 2 of 2

# Revision E (July 2010)

Minor corrections were incorporated throughout the document.

# **Revision F (December 2010)**

The revision includes the following global update:

VCAP/VDDCORE has been changed to: VCAP/VCORE

Other major changes are referenced by their respective chapter/section in Table B-4:

TABLE B-4: SECTION UPDATES

Section Name	Update Description
High-Performance, USB, CAN and Ethernet 32-bit Flash Microcontrollers	Removed the following Analog Feature: FV tolerant input pins (digital pins only)
	Updated the term LIN 1.2 support as LIN support for the peripheral feature: Six UART modules with: RS-232, RS-485, and LIN support
1.0 "Device Overview"	Updated the value of 64-pin QFN/TQFP pin number for the following pin names: PMA0, PMA1 and ECRSDV
4.0 "Memory Organization"	The following register map tables were updated:
	• Table 4-2:
	- Changed bits 24/8 to I2C5BIF in IFS1
	- Changed bits 24/8-24/10 to SRIPL<2:0> in INTSTAT
	- Changed bits 25/9/-24/8 to U5IS<1:0> in IPC12
	- Added note 2
	Table 4-3 through Table 4-7:
	- Changed bits 24/8-24/10 to SRIPL<2:0> in INTSTAT
	- Changed bits 25/9-24/8 to U5IS<1:0> in IPC12
	• Table 4-3:
	- Changed bits 24/8 to I2C5BIF in IFS1
	- Added note 2
	Table 4-4:
	- Changed bits 24/8 to I2C5BIF in IFS1
	- Changed bits 24/8 to I2C5BIE in IEC1
	- Added note 2 references
	• Table 4-5:
	- Changed bits 24/8 to I2C5BIF in IFS1
	- Changed bits 24/8 to I2C5BIE in IEC1
	- Added note 2 references
	• Table 4-6:
	- Changed bit 24/8 to I2C5BIF in IFS1
	<ul> <li>Updated the bit value of bit 24/8 as I2C5BIE for the IEC1 register.</li> <li>Added note 2</li> </ul>
	Table 4-7:
	- Changed bit 25/9 to I2C5SIF in IFS1 - Changed bit 24/8 as I2C5BIF in IFS1
	- Changed bit 24/6 as 12C5SIE in IEC1
	- Changed bit 24/8 as I2C5BIE in IEC1
	- Added note 2 references
	Added note 2 to Table 4-8
	<ul> <li>Updated the All Resets values for the following registers in Table 4-11: I2C3CON, I2C4CON, I2C5CON and I2C1CON.</li> </ul>
	Updated the All Resets values for the I2C2CON register in Table 4-12