

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Betuils	
Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, I <sup>2</sup> C, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	53
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx575f512h-80i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

		nber <sup>(1)</sup>		<b>D</b> '	Buffor	
64-Pin N/TQFP	100-Pin TQFP	121-Pin TFBGA	124-pin VTLA	Pin Type	Buffer Type	Description
46	72	D9	B39	I/O	ST	PORTD is a bidirectional I/O port
49	76	A11	A52	I/O	ST	
50	77	A10	B42	I/O	ST	
51	78	B9	A53	I/O	ST	
52	81	C8	B44	I/O	ST	
53	82	B8	A55	I/O	ST	
54	83	D7	B45	I/O	ST	
55	84	C7	A56	I/O	ST	
42	68	E9	B37	I/O	ST	
43	69	E10	A45	I/O	ST	
44	70	D11 B38 I/O ST				
45	71	C11	A46	I/O	ST	
_	79	A9	B43	I/O	ST	
_	80	D8	A54	I/O	ST	
_	47	L9	B26	I/O	ST	
_	48	K9	A31	I/O	ST	
60	93	A4	B52	I/O	ST	PORTE is a bidirectional I/O port
61	94	B4	A64	I/O	ST	
62	98	B3	A66	I/O	ST	
63	99	A2	B56	I/O	ST	
64	100	A1	A67	I/O	ST	
1	3	D3	B2	I/O	ST	
2	4	C1	A4	I/O	ST	
3	5	D2	B3	I/O	ST	
_	18	G1	A11	I/O	ST	
_	19	G2	B10	I/O	ST	
58	87	B6	B49	I/O	ST	PORTF is a bidirectional I/O port
59	88	A6	A60	I/O	ST	
_	52	K11	A36	I/O	ST	
33	51	K10	A35	I/O	ST	
31	49	L10	B27	I/O	ST	
32	50	L11	A32	I/O	ST	
_	53	J10	B29	I/O	ST	
_	40	K6	A27	I/O	ST	
_	39	L6	B22	I/O	ST	
  S = C Schn	nitt 1	53 40 39 CMOS compatib	53     J10       40     K6       39     L6       CMOS compatible input or contribut Trigger input with CMOS	53J10B2940K6A2739L6B22CMOS compatible input or output nitt Trigger input with CMOS levels	53J10B29I/O40K6A27I/O39L6B22I/OCMOS compatible input or output nitt Trigger input with CMOS levelsA	53     J10     B29     I/O     ST       40     K6     A27     I/O     ST       39     L6     B22     I/O     ST       CMOS compatible input or output nitt Trigger input with CMOS levels     Analog = A     O = Output

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Pin numbers are only provided for reference. See the "Device Pin Tables" section for device pin availability.

2: See 25.0 "Ethernet Controller" for more information.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0						
31.24		_		—	_	—		—
00.40	U-0	U-0						
23:16	_	_	_	—	_	—		—
45.0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0, HS	R/W-0
15:8	—	_	—	—	_	—	CMR	VREGS
7.0	R/W-0, HS	R/W-0, HS	U-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-1, HS	R/W-1, HS
7:0	EXTR	SWR	_	WDTO	SLEEP	IDLE	BOR <sup>(1)</sup>	POR <sup>(1)</sup>

#### REGISTER 6-1: RCON: RESET CONTROL REGISTER

Legend:	HS = Set by hardware		
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-10	Unimplemented: Read as '0	n'
	eninplemented. Read as	0

bit 9	CMR: Configuration Mismatch Reset Flag bit
	1 = Configuration mismatch Reset has occurred
	0 = Configuration mismatch Reset has not occurred
bit 8	VREGS: Voltage Regulator Standby Enable bit
	$\ensuremath{\mathtt{l}}$ = Regulator is enabled and is on during Sleep mode
	0 = Regulator is set to Stand-by Tracking mode
bit 7	EXTR: External Reset (MCLR) Pin Flag bit
	1 = Master Clear (pin) Reset has occurred
	0 = Master Clear (pin) Reset has not occurred
bit 6	SWR: Software Reset Flag bit
	1 = Software Reset was executed
	0 = Software Reset was not executed
bit 5	Unimplemented: Read as '0'
bit 4	WDTO: Watchdog Timer Time-out Flag bit
	1 = WDT Time-out has occurred
	0 = WDT Time-out has not occurred
bit 3	SLEEP: Wake From Sleep Flag bit
	1 = Device was in Sleep mode
	0 = Device was not in Sleep mode
bit 2	IDLE: Wake From Idle Flag bit
	1 = Device was in Idle mode
	0 = Device was not in Idle mode
bit 1	BOR: Brown-out Reset Flag bit <sup>(1)</sup>
	1 = Brown-out Reset has occurred
	0 = Brown-out Reset has not occurred
bit 0	<b>POR:</b> Power-on Reset Flag bit <sup>(1)</sup>
	1 = Power-on Reset has occurred
	0 = Power-on Reset has not occurred

Note 1: User software must clear this bit to view the next detection.

#### REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)

bit 18-16 PLLMULT<2:0>: Phase-Locked Loop (PLL) Multiplier bits

- 111 = Clock is multiplied by 24
- 110 =Clock is multiplied by 21
- 101 = Clock is multiplied by 20
- 100 = Clock is multiplied by 19
- 011 = Clock is multiplied by 18
- 010 =Clock is multiplied by 17
- 001 =Clock is multiplied by 16
- 000 =Clock is multiplied by 15
- bit 15 Unimplemented: Read as '0'
- bit 14-12 COSC<2:0>: Current Oscillator Selection bits
  - 111 = Internal Fast RC (FRC) Oscillator divided by OSCCON<FRCDIV> bits
  - 110 = Internal Fast RC (FRC) Oscillator divided by 16
  - 101 = Internal Low-Power RC (LPRC) Oscillator
  - 100 = Secondary Oscillator (Sosc)
  - 011 = Primary Oscillator (Posc) with PLL module (XTPLL, HSPLL or ECPLL)
  - 010 = Primary Oscillator (Posc) (XT, HS or EC)
  - 001 = Internal Fast RC Oscillator with PLL module via Postscaler (FRCPLL)
  - 000 = Internal Fast RC (FRC) Oscillator
- bit 11 Unimplemented: Read as '0'
- bit 10-8 NOSC<2:0>: New Oscillator Selection bits
  - 111 = Internal Fast RC Oscillator (FRC) divided by OSCCON<FRCDIV> bits
  - 110 = Internal Fast RC Oscillator (FRC) divided by 16
  - 101 = Internal Low-Power RC (LPRC) Oscillator
  - 100 = Secondary Oscillator (Sosc)
  - 011 = Primary Oscillator with PLL module (XTPLL, HSPLL or ECPLL)
  - 010 = Primary Oscillator (XT, HS or EC)
  - 001 = Internal Fast Internal RC Oscillator with PLL module via Postscaler (FRCPLL)
  - 000 = Internal Fast Internal RC Oscillator (FRC)
  - On Reset, these bits are set to the value of the FNOSC Configuration bits (DEVCFG1<2:0>).
- bit 7 CLKLOCK: Clock Selection Lock Enable bit

If clock switching and monitoring is disabled (FCKSM<1:0> = 1x):

- 1 = Clock and PLL selections are locked
- 0 = Clock and PLL selections are not locked and may be modified

If clock switching and monitoring is enabled (FCKSM<1:0> = 0x):

Clock and PLL selections are never locked and may be modified.

- bit 6 ULOCK: USB PLL Lock Status bit
  - 1 = Indicates that the USB PLL module is in lock or USB PLL module start-up timer is satisfied
  - 0 = Indicates that the USB PLL module is out of lock or USB PLL module start-up timer is in progress or USB PLL is disabled
- bit 5 SLOCK: PLL Lock Status bit
  - 1 = PLL module is in lock or PLL module start-up timer is satisfied
  - 0 = PLL module is out of lock, PLL start-up timer is running or PLL is disabled
- bit 4 SLPEN: Sleep Mode Enable bit
  - 1 = Device will enter Sleep mode when a WAIT instruction is executed
  - 0 = Device will enter Idle mode when a WAIT instruction is executed
- bit 3 **CF:** Clock Fail Detect bit
  - 1 = FSCM has detected a clock failure
  - 0 = No clock failure has been detected

Note: Writes to this register require an unlock sequence. Refer to **Section 6.** "Oscillator" (DS60001112) in the "PIC32 Family Reference Manual" for details.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5			Bit 25/17/9/1	Bit 24/16/8/0	
21.24	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	CHEWEN	—	_	—	—	-	—	—
22:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	-	—		—	—		—	—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0		—		—	—		—	—
7.0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0						CHEIDX<3:0>		

#### REGISTER 9-2: CHEACC: CACHE ACCESS REGISTER

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

#### bit 31 CHEWEN: Cache Access Enable bits

- These bits apply to registers CHETAG, CHEMSK, CHEW0, CHEW1, CHEW2, and CHEW3.
- 1 = The cache line selected by CHEIDX<3:0> is writeable
- 0 = The cache line selected by CHEIDX<3:0> is not writeable
- bit 30-4 **Unimplemented:** Write '0'; ignore read

#### bit 3-0 CHEIDX<3:0>: Cache Line Index bits

The value selects the cache line for reading or writing.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit         Bit         Bit         Bit           28/20/12/4         27/19/11/3         26/18/10/2         25/17/9/1		Bit 24/16/8/0		
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		_		_				_
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16		-		-				
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	—	—	—	—	—	-	-	—
7.0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	LSPD	RETRYDIS	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK

#### REGISTER 11-21: U1EP0-U1EP15: USB ENDPOINT CONTROL REGISTER

#### Legend:

bit 1

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-8 Unimplemented: Read as '0'

- bit 7 LSPD: Low-Speed Direct Connection Enable bit (Host mode and U1EP0 only)
  - 1 = Direct connection to a low-speed device enabled
  - 0 = Direct connection to a low-speed device disabled; hub required with PRE\_PID
- bit 6 **RETRYDIS:** Retry Disable bit (Host mode and U1EP0 only)
  - 1 = Retry NACK'd transactions disabled
  - 0 = Retry NACK'd transactions enabled; retry done in hardware
- bit 5 Unimplemented: Read as '0'
- bit 4 **EPCONDIS:** Bidirectional Endpoint Control bit
  - If EPTXEN = 1 and EPRXEN = 1:
  - 1 = Disable Endpoint 'n' from control transfers; only TX and RX transfers are allowed
  - 0 = Enable Endpoint 'n' for control (SETUP) transfers; TX and RX transfers are also allowed Otherwise, this bit is ignored.
- bit 3 EPRXEN: Endpoint Receive Enable bit
  - 1 = Endpoint 'n' receive is enabled
  - 0 = Endpoint 'n' receive is disabled
- bit 2 EPTXEN: Endpoint Transmit Enable bit
  - 1 = Endpoint 'n' transmit is enabled
  - 0 = Endpoint 'n' transmit is disabled
  - EPSTALL: Endpoint Stall Status bit
  - 1 = Endpoint 'n' was stalled
  - 0 = Endpoint 'n' was not stalled
- bit 0 **EPHSHK:** Endpoint Handshake Enable bit
  - 1 = Endpoint Handshake is enabled
  - 0 = Endpoint Handshake is disabled (typically used for isochronous endpoints)

## 20.1 Control Registers

### TABLE 20-1: UART1 THROUGH UART6 REGISTER MAP

										Bi	ts								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6000	U1MODE <sup>(1)</sup>	31:16			—					_		_		_					0000
0000	UTWODE: /	15:0	ON	_	SIDL	IREN	RTSMD	_	UEN	<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	_<1:0>	STSEL	0000
6010	U1STA <sup>(1)</sup>	31:16	_				—	_		ADM_EN				ADDR	<7:0>			-	0000
0010	UIUIA	15:0	UTXISE	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
6020	U1TXREG	31:16	—	—	—	_	—	—	—	—	—	—	—	—	—	—	—	—	0000
0020	OTIMALO	15:0	—	—	—	_	—	—	—	TX8				Transmit	Register				0000
6030	U1RXREG	31:16	_	—	_	_	—	_	—	_		—	—	—	—	—	—	_	0000
0000	OHOULEO	15:0	_	—	_	_	—	_	_	RX8				Receive	Register				0000
6040	U1BRG <sup>(1)</sup>	31:16	—	_	—	—	—	—	_	—	-	_	—	—	_	—	_	—	0000
		15:0								BRG<	15:0>								0000
6200	U4MODE <sup>(1)</sup>	31:16 15:0			_	_	_	_		—		—	_		_	—	—	—	0000
			ON	_	SIDL	IREN	_	_	_	—	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	_<1:0>	STSEL	0000
6210	U4STA <sup>(1)</sup>	31:16								r	0000								
		15:0	UTXISE	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXIS	L<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
6220	U4TXREG	31:16	—				_	_		—			—		—	—	—	_	0000
		15:0	—	—	_	—	—	—	—	TX8				Transmit	Register				0000
6230	U4RXREG	31:16	—				_	_		—			—		—	—	—	_	0000
		15:0	—				_	_		RX8				Receive	Register				0000
6240	U4BRG <sup>(1)</sup>	31:16		—	—	—	—	—	—	—			—		—	—	—	_	0000
		15:0					1			BRG<	15:0>	1		1				1	0000
6400	U3MODE <sup>(1)</sup>	31:16	—	_	—	—	—	—	_	—	-	—	—	_	_	-	_	—	0000
		15:0	ON		SIDL	IREN	RTSMD		UEN		WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	_<1:0>	STSEL	0000
6410	U3STA <sup>(1)</sup>	31:16	—	_	—	—	—	—	_	ADM_EN				ADDR		1		I.	0000
		15:0	UTXISE	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXIS	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
6420	U3TXREG	31:16	—				_	_		—			—		—	—	—	_	0000
		15:0	—				_	_		TX8				Transmit	Register				0000
6430	<b>U3RXREG</b>	31:16	_	_	-	_	—	—	_	—	-	—	—	_	_	—	_	—	0000
		15:0	—				_	_		RX8				Receive	Register				0000
6440	U3BRG <sup>(1)</sup>	31:16	—	—	-	_	—	—	—	—	—	—	_	—	—	—	—	—	0000
		15:0								BRG<	15:0>								0000
6600	U6MODE <sup>(1)</sup>	31:16	_	_	-	—	—	_	_	—	—	—	—	—	—	_	—	—	0000
	CONODE	15:0	ON	_	SIDL	IREN	—	_	—	—	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	_<1:0>	STSEL	0000
6610	U6STA <sup>(1)</sup>	31:16	—	—	-	—	—	-	—	ADM_EN				ADDR		1			0000
0010	2001/1	15:0	UTXISE	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

Bit Range	Bit 31/23/15/7					Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31:24	—	_	_	—	_	_	_	_			
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
23:16	—	_	_	—	_	_	_	—			
45.0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
15:8	—	PTEN14	_	—	_		PTEN<10:8>				
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7:0		PTEN<7:0>									

#### REGISTER 21-4: PMAEN: PARALLEL PORT PIN ENABLE REGISTER

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

- bit 31-15 **Unimplemented:** Read as '0'
- bit 15-14 **PTEN14:** PMCS1 Strobe Enable bits
  - 1 = PMA14 functions as either PMA14 or PMCS1<sup>(1)</sup>
  - 0 = PMA14 functions as port I/O
- bit 13-11 Unimplemented: Read as '0'
- bit 10-2 PTEN<10:2>: PMP Address Port Enable bits
  - 1 = PMA<10:2> function as PMP address lines
  - 0 = PMA<10:2> function as port I/O
- bit 1-0 **PTEN<1:0>:** PMALH/PMALL Strobe Enable bits
  - 1 = PMA1 and PMA0 function as either PMA<1:0> or PMALH and PMALL<sup>(2)</sup>
  - 0 = PMA1 and PMA0 pads function as port I/O
- **Note 1:** The use of this pin as PMA14 or CS1 is selected by the CSF<1:0> bits in the PMCON register.
  - 2: The use of these pins as PMA1/PMA0 or PMALH/PMALL depends on the Address/Data Multiplex mode selected by bits ADRMUX<1:0> in the PMCON register.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	—	—	—	—
22.10	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16								—
45.0	R-0	R/W-0, HS, SC	U-0	U-0	R-0	R-0	R-0	R-0
15:8	IBF	IBOV	_	_	IB3F	IB2F	IB1F	IB0F
7.0	R-1	R/W-0, HS, SC	U-0	U-0	R-1	R-1	R-1	R-1
7:0	OBE	OBUF	_	_	OB3E	OB2E	OB1E	OB0E

#### REGISTER 21-5: PMSTAT: PARALLEL PORT STATUS REGISTER (ONLY SLAVE MODES)

Legend:	HS = Set by Hardware	SC = Cleared by software		
R = Readable bit	W = Writable bit U = Unimplemented bit, read as		ad as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

#### bit 31-16 Unimplemented: Read as '0'

- bit 15 **IBF:** Input Buffer Full Status bit
  - 1 = All writable input buffer registers are full
  - 0 = Some or all of the writable input buffer registers are empty
- bit 14 IBOV: Input Buffer Overflow Status bit
  - 1 = A write attempt to a full input byte buffer occurred (must be cleared in software)
  - 0 = An overflow has not occurred
- bit 13-12 Unimplemented: Read as '0'
- bit 11-8 **IBxF:** Input Buffer 'x' Status Full bits
  - 1 = Input buffer contains data that has not been read (reading buffer will clear this bit)
  - 0 = Input buffer does not contain any unread data
- bit 7 **OBE:** Output Buffer Empty Status bit
  - 1 = All readable output buffer registers are empty
  - 0 = Some or all of the readable output buffer registers are full
- bit 6 **OBUF:** Output Buffer Underflow Status bit
  - 1 = A read occurred from an empty output byte buffer (must be cleared in software)
  - 0 = An underflow has not occurred
- bit 5-4 Unimplemented: Read as '0'
- bit 3-0 **OBxE:** Output Buffer 'x' Status Empty bits
  - 1 = Output buffer is empty (writing data to the buffer will clear this bit)
  - 0 = Output buffer contains data that has not been transmitted

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
21.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
31:24	FLTEN19	MSEL19<1:0>			F	SEL19<4:0>	>		
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
23:16	FLTEN18	MSEL18<1:0>		FSEL18<4:0>					
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15:8	FLTEN17	MSEL17<1:0>		FSEL17<4:0>					
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7:0	FLTEN16	MSEL1	6<1:0>		F	SEL16<4:0>	>		

#### REGISTER 24-14: CIFLTCON4: CAN FILTER CONTROL REGISTER 4

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 31	FLTEN19: Filter 19 Enable bit 1 = Filter is enabled
	0 = Filter is disabled
bit 30-29	MSEL19<1:0>: Filter 19 Mask Select bits 11 = Acceptance Mask 3 selected 10 = Acceptance Mask 2 selected 01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected
bit 28-24	FSEL19<4:0>: FIFO Selection bits
	<ul> <li>11111 = Message matching filter is stored in FIFO buffer 31</li> <li>11110 = Message matching filter is stored in FIFO buffer 30</li> <li>•</li> </ul>
	•
	00001 = Message matching filter is stored in FIFO buffer 1 00000 = Message matching filter is stored in FIFO buffer 0
bit 23	FLTEN18: Filter 18 Enable bit
	<ul><li>1 = Filter is enabled</li><li>0 = Filter is disabled</li></ul>
bit 22-21	MSEL18<1:0>: Filter 18 Mask Select bits
	<ul> <li>11 = Acceptance Mask 3 selected</li> <li>10 = Acceptance Mask 2 selected</li> <li>01 = Acceptance Mask 1 selected</li> <li>00 = Acceptance Mask 0 selected</li> </ul>
bit 20-16	FSEL18<4:0>: FIFO Selection bits
	11111 = Message matching filter is stored in FIFO buffer 31
	11110 = Message matching filter is stored in FIFO buffer 30
	•
	00001 = Message matching filter is stored in FIFO buffer 1 00000 = Message matching filter is stored in FIFO buffer 0
Note:	The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

						•		,	
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31.24	—	—	—	_	—	_	_	—	
00.40	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
23:16	—	—	—	FSIZE<4:0> <sup>(1)</sup>					
15.0	U-0	S/HC-0	S/HC-0	R/W-0	U-0	U-0	U-0	U-0	
15:8	—	FRESET	UINC	DONLY <sup>(1)</sup>	—	—	_	—	
7.0	R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	
7:0	TXEN	TXABAT <sup>(2)</sup>	TXLARB <sup>(3)</sup>	TXERR <sup>(3)</sup>	TXREQ	RTREN	TXPR	<1:0>	

### **REGISTER 24-20:** CiFIFOCONn: CAN FIFO CONTROL REGISTER 'n' (n = 0 THROUGH 31)

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

#### bit 31-21 Unimplemented: Read as '0'

bit 20-16 FSIZE<4:0>: FIFO Size bits'	bit 20-16	E<4:0>: FIFO Size bits <sup>(1)</sup>
---------------------------------------	-----------	---------------------------------------

- 11111 = FIFO is 32 messages deep
- •
- 00010 = FIFO is 3 messages deep 00001 = FIFO is 2 messages deep

00000 = FIFO is 1 message deep

#### bit 15 Unimplemented: Read as '0'

#### bit 14 FRESET: FIFO Reset bits

1 = FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user should poll whether this bit is clear before taking any action.

#### 0 = No effect

#### bit 13 UINC: Increment Head/Tail bit

 $\frac{TXEN = 1:}{When this bit is set the FIFO head will increment by a single message$  $<math display="block">\frac{TXEN = 0:}{When this bit is set the FIFO tail will increment by a single message$ When this bit is set the FIFO tail will increment by a single message $<math display="block">\frac{TXEN = 0:}{When this bit is set the FIFO tail will increment by a single message }$ 

### bit 12 DONLY: Store Message Data Only bit<sup>(1)</sup>

 $\frac{\text{TXEN} = 1:}{\text{This bit is not used and has no effect.}}$   $\frac{\text{TXEN} = 0:}{\text{TXEN} = 0:}$ (FIFO configured as a Receive FIFO)

1 =Only data bytes will be stored in the FIFO

0 = Full message is stored, including identifier

#### bit 11-8 Unimplemented: Read as '0'

- bit 7 **TXEN:** TX/RX Buffer Selection bit
  - 1 = FIFO is a Transmit FIFO
    - 0 = FIFO is a Receive FIFO
- **Note 1:** These bits can only be modified when the CAN module is in Configuration mode (OPMOD<2:0> bits (CiCON<23:21>) = 100).
  - 2: This bit is updated when a message completes (or aborts) or when the FIFO is reset.
  - 3: This bit is reset on any read of this register or when the FIFO is reset.

## REGISTER 25-34: EMAC1MWTD: ETHERNET CONTROLLER MAC MII MANAGEMENT WRITE DATA REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31.24		—	_	—	—		—	_	
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23:16	_	—	_	_	—		—	_	
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15:8	MWTD<15:8>								
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7:0				MWTD<7	:0>				

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-16 Unimplemented: Read as '0'

bit 15-0 MWTD<15:0>: MII Management Write Data bits

When written, a MII Management write cycle is performed using the 16-bit data and the pre-configured PHY and Register addresses from the EMAC1MADR register.

**Note:** Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

## REGISTER 25-35: EMAC1MRDD: ETHERNET CONTROLLER MAC MII MANAGEMENT READ DATA REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31.24		—		—	—		-	_	
22:46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23:16	_	—	_	_	—	_	_	_	
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15:8	MRDD<15:8>								
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7:0				MRDD	<7:0>				

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, I	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-16 Unimplemented: Read as '0'

bit 15-0 MRDD<15:0>: MII Management Read Data bits

Following a MII Management Read Cycle, the 16-bit data can be read from this location.

**Note:** Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

## 27.1 Control Register

## TABLE 27-1: COMPARATOR VOLTAGE REFERENCE REGISTER MAP

lress ¢)		e								Bits									
Virtual Addr (BF80_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
0000	CVRCON	31:16			—	—	—	-	—	_	_	_		—		—		—	0000
9800	CVRCON	15:0	ON	-	_	—	_	VREFSEL <sup>(2)</sup>	BGSEL	<1:0> <sup>(2)</sup>	_	CVROE	CVRR	CVRSS		CVR<	3:0>		0100

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

2: These bits are not available on PIC32MX575/675/695/775/795 devices. On these devices, reset value for CVRCON is '0000'.

REGISTE	ER 29-4: D	DEVCFG3: DE	EVICE CON	FIGURATIO	N WORD 3	

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
04-04	R/P	R/P	r-1	r-1	r-1	R/P	R/P	R/P				
31:24	FVBUSONIO	FUSBIDIO	_	_	—	FCANIO <sup>(1)</sup>	FETHIO <sup>(2)</sup>	FMIIEN <sup>(2)</sup>				
22.46	r-1	r-1	r-1	r-1	r-1	R/P	R/P	R/P				
23:16	—	—	—	—	—	F	FSRSSEL<2:0>					
45.0	R/P	R/P	R/P	R/P	R/P	R/P	R/P	R/P				
15:8	USERID<15:8>											
7.0	R/P	R/P	R/P	R/P	R/P	R/P	R/P	R/P				
7:0	USERID<7:0>											

Legend:	r = Reserved bit	P = Programmable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x	= Bit is unknown	

 1 = VBUSON pin is controlled by the USB module 0 = VBUSON pin is controlled by the port function
 bit 30
 FUSBIDIO: USB USBID Selection bit 1 = USBID pin is controlled by the USB module 0 = USBID pin is controlled by the port function
 bit 29-27
 Reserved: Write '1'
 bit 26
 FCANIO: CAN I/O Pin Selection bit<sup>(1)</sup> 1 = Default CAN I/O Pins 0 = Alternate CAN I/O Pins
 bit 25
 FETHIO: Ethernet I/O Pins
 1 = Default Ethernet I/O Pins

FVBUSONIO: USB VBUSON Selection bit

- 0 =Alternate Ethernet I/O Pins
- bit 24 FMIIEN: Ethernet MII Enable bit<sup>(2)</sup>
  - 1 = MII is enabled
  - 0 = RMII is enabled
- bit 23-19 Reserved: Write '1'
- bit 18-16 FSRSSEL<2:0>: SRS Select bits
  - 111 = Assign Interrupt Priority 7 to a shadow register set
  - 110 = Assign Interrupt Priority 6 to a shadow register set
  - •

bit 31

- 001 = Assign Interrupt Priority 1 to a shadow register set

000 = All interrupt priorities are assigned to a shadow register set

- bit 15-0 **USERID<15:0>:** User ID bits This is a 16-bit value that is user-defined and is readable via ICSP<sup>™</sup> and JTAG.
- Note 1: This bit is Reserved and reads '1' on PIC32MX664/675/695 devices.
  - 2: This bit is Reserved and reads '1' on PIC32MX534/564/575 devices.

DC CHARACTERISTICS				ard Oper s otherw ting temp	vise stat	$-40^{\circ}C \le TA$	<b>3V to 3.6V</b> ≤ +85°C for Industrial ≤ +105°C for V-Temp
Param. No. Symbol Characteristics			Min.	Typ. <sup>(1)</sup>	Max.	Units	Conditions
D130	Ер	Cell Endurance	1000	_	_	E/W	_
D130a	Ер	Cell Endurance	20,000			E/W	See Note 5
D131	Vpr	VDD for Read	2.3	—	3.6	V	—
D132	Vpew	VDD for Erase or Write	3.0	—	3.6	V	—
D132a	Vpew	VDD for Erase or Write	2.3	_	3.6	V	See Note 5
D134	Tretd	Characteristic Retention	20	_	_	Year	Provided no other specifications are violated
D135	IDDP	Supply Current during Programming	—	10	_	mA	_
D138	Tww	Word Write Cycle Time <sup>(4)</sup>	—	411	_	FRC Cycles	
D136	Trw	Row Write Cycle Time <sup>(2,4)</sup>	_	26067	_	FRC Cycles	
D137	TPE	Page Erase Cycle Time <sup>(4)</sup>	_	201060		FRC Cycles	
D139	TCE	Chip Erase Cycle Time <sup>(4)</sup>	_	804652		FRC Cycles	—

## TABLE 32-11: DC CHARACTERISTICS: PROGRAM MEMORY<sup>(3)</sup>

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.


2: The minimum SYSCLK for row programming is 4 MHz. Care should be taken to minimize bus activities during row programming, such as suspending any memory-to-memory DMA operations. If heavy bus loads are expected, selecting Bus Matrix Arbitration mode 2 (rotating priority) may be necessary. The default Arbitration mode is mode 1 (CPU has lowest priority).


- **3:** Refer to *"PIC32 Flash Programming Specification"* (DS60001145) for operating conditions during programming and erase cycles.
- 4: This parameter depends on the FRC accuracy (see Table 32-19) and the FRC tuning values (see Register 8-2).
- **5:** This parameter only applies to PIC32MX534/564/664/764 devices.

#### TABLE 32-12: PROGRAM FLASH MEMORY WAIT STATE CHARACTERISTICS

DC CHARACTERISTICS	1 5 1	s: 2.3V to 3.6' ≤ TA ≤ +85°C fo ≤ TA ≤ +105°C	or Industrial
Required Flash Wait States	SYSCLK	Units	Comments
0 Wait State	0 to 30	MHz	—
1 Wait State	31 to 60		
2 Wait States	61 to 80		

## FIGURE 32-4: POWER-ON RESET TIMING CHARACTERISTICS






#### TABLE 32-34: CAN MODULE I/O TIMING REQUIREMENTS

AC CHAR	(unless	rd Operat otherwis g tempera	se stated	<b>)</b> 40°C ≤ Ta	2.3V to 3.6V ≤ +85°C for Industrial ≤ +105°C for V-Temp		
Param No.	Symbol Characteristic <sup>1</sup>		Min	Тур <sup>(2)</sup>	Max	Units	Conditions
CA10	TioF	Port Output Fall Time	_	—	_	ns	See parameter DO32
CA11	TioR	Port Output Rise Time	_	—	_	ns	See parameter DO31
CA20	Tcwf	Pulse Width to Trigger CAN Wake-up Filter	700			ns	_


Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.


#### FIGURE 32-21: TRANSMIT SIGNAL TIMING RELATIONSHIPS AT THE MII







## 34.1 Package Marking Information (Continued)








## 121-Lead TFBGA (10x10x1.1 mm)





### 124-Lead VTLA (9x9x0.9 mm)




#### Example



Lanand	VV V	Customer eneritie information
Legena	XXX	Customer-specific information
	Y	Year code (last digit of calendar year)
	YY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week '01')
	NNN	Alphanumeric traceability code
		Pb-free JEDEC designator for Matte Tin (Sn)
	*	This package is Pb-free. The Pb-free JEDEC designator (e3)
		can be found on the outer packaging for this package.
Note:	In the eve	nt the full Microchip part number cannot be marked on one line, it will
		d over to the next line, thus limiting the number of available s for customer-specific information.

### 121-Lead Plastic Thin Profile Ball Grid Array (BG) - 10x10x1.10 mm Body [TFBGA--Formerly XBGA]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
Dimensior	Dimension Limits			MAX	
Contact Pitch	E1		0.80 BSC		
Contact Pitch E			0.80 BSC		
Contact Pad Spacing	C1		8.00		
Contact Pad Spacing	C2		8.00		
Contact Pad Diameter (X121)	X			0.32	

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2148 Rev D

## **Worldwide Sales and Service**

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

**Boston** Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

**Chicago** Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Cleveland** Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

**Canada - Toronto** Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon

Hong Kong Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Dongguan Tel: 86-769-8702-9880

**China - Guangzhou** Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

**China - Hong Kong SAR** Tel: 852-2943-5100

**China - Nanjing** Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

Fax: 852-2401-3431

**China - Qingdao** Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

#### ASIA/PACIFIC

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

**Japan - Osaka** Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

**Japan - Tokyo** Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

**Singapore** Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-5778-366 Fax: 886-3-5770-955

**Taiwan - Kaohsiung** Tel: 886-7-213-7828

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

**Denmark - Copenhagen** Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

Germany - Karlsruhe Tel: 49-721-625370

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

**Poland - Warsaw** Tel: 48-22-3325737

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820