

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFl

Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, I <sup>2</sup> C, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	53
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-VQFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx575f512h-80v-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### TABLE 7: PIN NAMES FOR 100-PIN USB AND CAN DEVICES (CONTINUED)

**100-PIN TQFP (TOP VIEW)** PIC32MX534F064L PIC32MX564F064L PIC32MX564F128L PIC32MX575F512L PIC32MX575F256L 100 1 Pin # **Full Pin Name** Pin # Full Pin Name 71 IC4/PMCS1/PMA14/RD11 86 Vdd 72 SDO1/OC1/INT0/RD0 87 C1RX/PMD11/RF0 SOSCI/CN1/RC13 C1TX/PMD10/RF1 88 73 SOSCO/T1CK/CN0/RC14 74 89 PMD9/RG1 Vss PMD8/RG0 75 90 TRCLK/RA6 76 OC2/RD1 91 77 OC3/RD2 92 TRD3/RA7 78 OC4/RD3 93 PMD0/RE0 PMD1/RE1 79 IC5/PMD12/RD12 94 80 PMD13/CN19/RD13 95 TRD2/RG14 OC5/PMWR/CN13/RD4 96 TRD1/RG12 81 PMRD/CN14/RD5 TRD0/RG13 82 97 PMD14/CN15/RD6 98 PMD2/RE2 83 PMD15/CN16/RD7 PMD3/RE3 84 99 85 VCAP 100 PMD4/RE4

Note 1: Shaded pins are 5V tolerant.

# 2.0 GUIDELINES FOR GETTING STARTED WITH 32-BIT MCUS

**Note:** This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section of the *"PIC32 Family Reference Manual"*, which is available from the Microchip web site (www.microchip.com/PIC32).

# 2.1 Basic Connection Requirements

Getting started with the PIC32MX5XX/6XX/7XX family of 32-bit Microcontrollers (MCUs) requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and Vss pins (see 2.2 "Decoupling Capacitors")
- All AVDD and AVss pins even if the ADC module is not used (see 2.2 "Decoupling Capacitors")
- VCAP pin (see 2.3 "Capacitor on Internal Voltage Regulator (VCAP)")
- MCLR pin (see 2.4 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins used for In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) and debugging purposes (see **2.5** "ICSP Pins")
- OSC1 and OSC2 pins when external oscillator source is used (see 2.8 "External Oscillator Pins")

The following pin may be required, as well: VREF+/ VREF- pins used when external voltage reference for ADC module is implemented.

**Note:** The AVDD and AVSS pins must be connected, regardless of the ADC use and the ADC voltage reference source.

# 2.2 Decoupling Capacitors

The use of decoupling capacitors on power supply pins, such as VDD, VSS, AVDD and AVSS is required. See Figure 2-1.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: A value of 0.1  $\mu$ F (100 nF), 10-20V is recommended. The capacitor should be a low Equivalent Series Resistance (low-ESR) capacitor and have resonance frequency in the range of 20 MHz and higher. It is further recommended to use ceramic capacitors.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended that the capacitors be placed on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high frequency noise: If the board is experiencing high frequency noise, upward of tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01  $\mu$ F to 0.001  $\mu$ F. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1  $\mu$ F in parallel with 0.001  $\mu$ F.
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB track inductance.

The MIPS architecture defines that the result of a multiply or divide operation be placed in the HI and LO registers. Using the Move-From-HI (MFHI) and Move-From-LO (MFLO) instructions, these values can be transferred to the General Purpose Register file.

In addition to the HI/LO targeted operations, the MIPS32 architecture also defines a multiply instruction, MUL, which places the least significant results in the primary register file instead of the HI/LO register pair. By avoiding the explicit MFLO instruction required when using the LO register, and by supporting multiple destination registers, the throughput of multiply-intensive operations is increased.

Two other instructions, Multiply-Add (MADD) and Multiply-Subtract (MSUB), are used to perform the multiply-accumulate and multiply-subtract operations. The MADD instruction multiplies two numbers and then adds the product to the current contents of the HI and LO registers. Similarly, the MSUB instruction multiplies two operands and then subtracts the product from the HI and LO registers. The MADD and MSUB operations are commonly used in DSP algorithms.

### 3.2.3 SYSTEM CONTROL COPROCESSOR (CP0)

In the MIPS architecture, CP0 is responsible for the virtual-to-physical address translation, the exception control system, the processor's diagnostics capability, the operating modes (Kernel, User and Debug) and whether interrupts are enabled or disabled. Configuration information, such as presence of options like MIPS16e, is also available by accessing the CP0 registers, listed in Table 3-2.

Register Number	Register Name	Function
0-6	Reserved	Reserved.
7	HWREna	Enables access via the RDHWR instruction to selected hardware registers.
8	BadVAddr <sup>(1)</sup>	Reports the address for the most recent address-related exception.
9	Count <sup>(1)</sup>	Processor cycle count.
10	Reserved	Reserved.
11	Compare <sup>(1)</sup>	Timer interrupt control.
12	Status <sup>(1)</sup>	Processor status and control.
12	IntCtl <sup>(1)</sup>	Interrupt system status and control.
12	SRSCtl <sup>(1)</sup>	Shadow register set status and control.
12	SRSMap <sup>(1)</sup>	Provides mapping from vectored interrupt to a shadow set.
13	Cause <sup>(1)</sup>	Cause of last general exception.
14	EPC <sup>(1)</sup>	Program counter at last exception.
15	PRId	Processor identification and revision.
15	Ebase	Exception vector base register.
16	Config	Configuration register.
16	Config1	Configuration Register 1.
16	Config2	Configuration Register 2.
16	Config3	Configuration Register 3.
17-22	Reserved	Reserved.
23	Debug <sup>(2)</sup>	Debug control and exception status.
24	DEPC <sup>(2)</sup>	Program counter at last debug exception.
25-29	Reserved	Reserved.
30	ErrorEPC <sup>(1)</sup>	Program counter at last error.
31	DESAVE <sup>(2)</sup>	Debug handler scratchpad register.

TABLE 3-2: COPROCESSOR 0 REGISTERS

Note 1: Registers used in exception processing.

2: Registers used during debug.

# TABLE 11-1: USB REGISTER MAP (CONTINUED)

ess		0									Bits								ø
Virtual Addr (BF88_#)		Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Rese
5340	A0 U1EP10	31:16	—	_	_	—	—	—	—	_	—	—	—	_	_	_		_	0000
55AU UTEFIU	UTEL 10	15:0	—	-	—	—	-	—	—	—	_	_	—	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5200	U1EP11	31:16	_	-	_	_	-	—	—	—	—	—	_	—	—	_	_	-	0000
5560		15:0	_		_	_		_		—	_	_		EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5200		31:16		-			-	_		_	—	—	-	_	_	-	_		0000
5300	UIEPIZ	15:0	_	_	-	_	_	_	—	_	_	-	-	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5000		31:16	—	_	_	—	_	—	—	—	_	_	_	—	—	_	_	_	0000
53D0	UTEP13	15:0	_	_	_	_	_	_	_	—	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5050		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
53E0	UTEP14	15:0	_	_	_	_	_	_	_	—	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5250		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
53F0	UIEP15	15:0	_	—	_	_	—	—		—	_	_	—	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000

Legend:

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Note 1:

All registers in this table (except as noted) have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

This register does not have associated SET and INV registers. 2:

3: This register does not have associated CLR, SET and INV registers.

Reset value for this bit is undefined. 4:

PIC32MX5XX/6XX/7XX

#### TABLE 12-3: PORTC REGISTER MAP FOR PIC32MX534F064H, PIC32MX564F064H, PIC32MX564F128H, PIC32MX575F256H, PIC32MX575F512H, PIC32MX664F064H, PIC32MX664F128H, PIC32MX675F256H, PIC32MX675F512H, PIC32MX695F512H, PIC32MX764F128H, PIC32MX775F256H, PIC32MX775F512H AND PIC32MX795F512H DEVICES

ess				Bits															
Virtual Add (BF88_#	Register Name <sup>(1)</sup>	Bit Rang	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6080	TRISC	31:16	—	_	_	_	_	_	_		—		—	_	—	—	_		0000
0000		15:0	TRISC15	TRISC14	TRISC13	TRISC12	_	—	_	-	—	-	_	_	—	—	_	_	F000
6000	DODTO	31:16	_	—	—	-	—	_	—		_				_	_	_		0000
6090	PURIC	15:0	RC15	RC14	RC13	RC12	_	—	_	-	—	-	_	_	—	_	_	_	xxxx
6040	LATC	31:16	_	-	—	-	—	_	_	_	_	_	_	-	_	_	-	_	0000
60A0	LAIC	15:0	LATC15	LATC14	LATC13	LATC12	—	—	—	_	_	_	_	-	-	_	_	_	xxxx
60B0	0000	31:16	_	-	—	-	—	_	_	_	_	_	_	-	_	_	-	_	0000
60B0	ODCC	15:0	ODCC15	ODCC14	ODCC13	ODCC12	_	_	_	_	_	_	_	_	_	_	_	_	0000
1.0000	al.			Deest			(o) Deset		arrive lies in a surger	la sina al									

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

#### TABLE 12-4: PORTC REGISTER MAP FOR PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L, PIC32MX575F256L, PIC32MX575F512L, PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256L, PIC32MX675F512L, PIC32MX695F512L, PIC32MX764F128L. PIC32MX775F256L. PIC32MX775F512L AND PIC32MX795F512L DEVICES

ess										Bi	ts								
Virtual Addr (BF88_#)	Registe Name <sup>(1</sup> )	Bit Rang	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6090	TRICC	31:16	_	_	_	_	_	_	_	-	_	-	—	—	_	_	-	_	0000
6080	TRISC	15:0	TRISC15	TRISC14	TRISC13	TRISC12	_	_	_	_	_	_	_	TRISC4	TRISC3	TRISC2	TRISC1	_	FOOF
6000	DODTO	31:16	_	_	—	—	—	_	-	—	_	-	—	—	—	_	—	—	0000
6090	PORIC	15:0	RC15	RC14	RC13	RC12	-	_	_	—	_			RC4	RC3	RC2	RC1	—	xxxx
6040		31:16		-	-	_	-	-		-		—	-	_	-		-	—	0000
60A0	LAIC	15:0	LATC15	LATC14	LATC13	LATC12	-	-		-		—	-	LATC4	LATC3	LATC2	LATC1	—	xxxx
60B0	00000	31:16	_	_		_	_	_	_	_	_	_	_	_		_	_	_	0000
	ODCC	15:0	ODCC15	ODCC14	ODCC13	ODCC12		—	_	-	_	-	1	ODCC4	ODCC3	ODCC2	ODCC1	—	0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24		—	—	—	—	—	—	—
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	-	—	—	—	—	—	—	—
15.0	R/W-0	U-0	R/W-0	R/W-0	R-0	U-0	U-0	U-0
10.0	ON <sup>(1)</sup>	—	SIDL	TWDIS	TWIP	—	—	—
7:0	R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0
	TGATE		TCKP	S<1:0>		TSYNC	TCS	

#### REGISTER 13-1: T1CON: TYPE A TIMER CONTROL REGISTER

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-16 Unimplemented: Read as '0'

- bit 15 **ON:** Timer On bit<sup>(1)</sup>
  - 1 = Timer is enabled 0 = Timer is disabled

#### bit 14 Unimplemented: Read as '0'

#### bit 13 **SIDL:** Stop in Idle Mode bit

- 1 = Discontinue operation when device enters Idle mode
- 0 = Continue operation when device is in Idle mode

# bit 12 **TWDIS:** Asynchronous Timer Write Disable bit

- 1 = Writes to TMR1 are ignored until pending write operation completes
- 0 = Back-to-back writes are enabled (Legacy Asynchronous Timer functionality)

#### bit 11 TWIP: Asynchronous Timer Write in Progress bit

In Asynchronous Timer mode:

1 = Asynchronous write to TMR1 register in progress

0 = Asynchronous write to TMR1 register complete

In Synchronous Timer mode:

This bit is read as '0'.

- bit 10-8 **Unimplemented:** Read as '0'
- bit 7 TGATE: Timer Gated Time Accumulation Enable bit

<u>When TCS = 1:</u> This bit is ignored.

When TCS = 0:

- 1 = Gated time accumulation is enabled
- 0 =Gated time accumulation is disabled
- bit 6 Unimplemented: Read as '0'
- bit 5-4 TCKPS<1:0>: Timer Input Clock Prescale Select bits
  - 11 = 1:256 prescale value
  - 10 = 1:64 prescale value
  - 01 = 1:8 prescale value
  - 00 = 1:1 prescale value
- **Note 1:** When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

# 14.0 TIMER2/3, TIMER4/5

Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 14. "Timers"** (DS60001105) of the *"PIC32 Family Reference Manual"*, which is available from the Microchip web site (www.microchip.com/PIC32).

This family of PIC32 devices features four synchronous 16-bit timers (default) that can operate as a freerunning interval timer for various timing applications and counting external events. The following modes are supported:

- Synchronous Internal 16-bit Timer
- Synchronous Internal 16-bit Gated Timer
- Synchronous External 16-bit Timer

Two 32-bit synchronous timers are available by combining Timer2 with Timer3 and Timer4 with Timer5. The 32-bit timers can operate in three modes:

- Synchronous Internal 32-bit Timer
- · Synchronous Internal 32-bit Gated Timer
- Synchronous External 32-bit Timer
- Note: In this chapter, references to registers, TxCON, TMRx and PRx, use 'x' to represent Timer2 through Timer5 in 16-bit modes. In 32-bit modes, 'x' represents Timer2 or Timer4; 'y' represents Timer3 or Timer5.

#### 14.1 Additional Supported Features

- Selectable clock prescaler
- Timers operational during CPU idle
- Time base for Input Capture and Output Compare modules (only Timer2 and Timer3)
- ADC event trigger (only Timer3)
- Fast bit manipulation using CLR, SET and INV registers

#### FIGURE 14-1: TIMER2/3 AND TIMER4/5 BLOCK DIAGRAM (16-BIT)



## REGISTER 14-1: TXCON: TYPE B TIMER CONTROL REGISTER (CONTINUED)

- bit 3 T32: 32-Bit Timer Mode Select bit<sup>(2)</sup>
  - 1 = Odd numbered and even numbered timers form a 32-bit timer
  - 0 = Odd numbered and even numbered timers form a separate 16-bit timer

#### bit 2 Unimplemented: Read as '0'

- bit 1 **TCS:** Timer Clock Source Select bit<sup>(3)</sup> 1 = External clock from TxCK pin 0 = Internal peripheral clock
- bit 0 Unimplemented: Read as '0'
- **Note 1:** When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
  - 2: This bit is only available on even numbered timers (Timer2 and Timer4).
  - **3:** While operating in 32-bit mode, this bit has no effect for odd numbered timers (Timer1, Timer3, and Timer5). All timer functions are set through the even numbered timers.
  - 4: While operating in 32-bit mode, this bit must be cleared on odd numbered timers to enable the 32-bit timer in Idle mode.

# PIC32MX5XX/6XX/7XX

NOTES:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
31:24		YEAR1	0<3:0>		YEAR01<3:0>					
00.40	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
23.10		MONTH	10<3:0>		MONTH01<3:0>					
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
15:8		DAY10	<3:0>		DAY01<3:0>					
7.0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x		
7:0	—	—	—	—	WDAY01<3:0>					
Legend:										
R = Readable bit W = Writable bit				e bit	U = Unimple	emented bit, re	ead as '0'			

0' = Bit is cleared

### REGISTER 22-4: RTCDATE: RTC DATE VALUE REGISTER

bit 31-28 YEAR10<3:0>: Binary-Coded Decimal Value of Years bits, 10 digits

'1' = Bit is set

bit 27-24 YEAR01<3:0>: Binary-Coded Decimal Value of Years bits, 1 digit

bit 23-20 MONTH10<3:0>: Binary-Coded Decimal Value of Months bits, 10 digits; contains a value from 0 to 1

bit 19-16 MONTH01<3:0>: Binary-Coded Decimal Value of Months bits, 1 digit; contains a value from 0 to 9

bit 15-12 DAY10<3:0>: Binary-Coded Decimal Value of Days bits, 10 digits; contains a value from 0 to 3

bit 11-8 DAY01<3:0>: Binary-Coded Decimal Value of Days bits, 1 digit; contains a value from 0 to 9

bit 7-4 Unimplemented: Read as '0'

-n = Value at POR

bit 3-0 WDAY01<3:0>: Binary-Coded Decimal Value of Weekdays bits,1 digit; contains a value from 0 to 6

**Note:** This register is only writable when RTCWREN = 1 (RTCCON<3>).

x = Bit is unknown

# REGISTER 25-11: ETHRXFC: ETHERNET CONTROLLER RECEIVE FILTER CONFIGURATION REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31.24	—	—	_	_	_		—		
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23.10	—	—		_	_		—		
15.9	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15.0	HTEN	MPEN	_	NOTPM	PMMODE<3:0>				
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	CRCERREN	CRCOKEN	RUNTERREN	RUNTEN	UCEN	NOTMEEN	MCEN	BCEN	

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-16 Unimplemented: Read as '0'

- bit 15 **HTEN:** Enable Hash Table Filtering bit
  - 1 = Enable Hash Table Filtering
    - 0 = Disable Hash Table Filtering
- bit 14 **MPEN:** Magic Packet<sup>™</sup> Enable bit 1 = Enable Magic Packet Filtering 0 = Disable Magic Packet Filtering
- bit 13 **Unimplemented:** Read as '0'
- bit 12 **NOTPM:** Pattern Match Inversion bit
  - 1 = The Pattern Match Checksum must not match for a successful Pattern Match to occur
  - 0 = The Pattern Match Checksum must match for a successful Pattern Match to occur

This bit determines whether Pattern Match Checksum must match in order for a successful Pattern Match to occur.

- bit 11-8 PMMODE<3:0>: Pattern Match Mode bits
  - 1001 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Packet = Magic Packet)<sup>(1,3)</sup>
  - 1000 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Hash Table Filter match)<sup>(1,2)</sup>
  - 0111 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Destination Address = Broadcast Address)<sup>(1)</sup>
  - 0110 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Destination Address = Broadcast Address)<sup>(1)</sup>
  - 0101 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Destination Address = Unicast Address)<sup>(1)</sup>
  - 0100 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Destination Address = Unicast Address)<sup>(1)</sup>
  - 0011 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Destination Address = Station Address)<sup>(1)</sup>
  - 0010 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Destination Address = Station Address)<sup>(1)</sup>
  - 0001 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches)<sup>(1)</sup>
  - 0000 = Pattern Match is disabled; pattern match is always unsuccessful

#### **Note 1:** XOR = True when either one or the other conditions are true, but not both.

- 2: This Hash Table Filter match is active regardless of the value of the HTEN bit.
- 3: This Magic Packet Filter match is active regardless of the value of the MPEN bit.

**Note 1:** This register is only used for RX operations.

2: The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31.24	—	—	—	—	—	—		—			
22.16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
23.10	RXFWM<7:0>										
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
10.0	—	—	—	—	—	—		—			
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7.0	RXEWM<7:0>										

#### REGISTER 25-12: ETHRXWM: ETHERNET CONTROLLER RECEIVE WATERMARKS REGISTER

#### Legend:

Logena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 31-24 Unimplemented: Read as '0'
- bit 23-16 **RXFWM<7:0>:** Receive Full Watermark bits

The software controlled RX Buffer Full Watermark Pointer is compared against the RX BUFCNT to determine the full watermark condition for the FWMARK interrupt and for enabling Flow Control when automatic Flow Control is enabled. The Full Watermark Pointer should always be greater than the Empty Watermark Pointer.

- bit 15-8 Unimplemented: Read as '0'
- bit 7-0 **RXEWM<7:0>:** Receive Empty Watermark bits

The software controlled RX Buffer Empty Watermark Pointer is compared against the RX BUFCNT to determine the empty watermark condition for the EWMARK interrupt and for disabling Flow Control when automatic Flow Control is enabled. The Empty Watermark Pointer should always be less than the Full Watermark Pointer.

Note: This register is only used for RX operations.

### **REGISTER 25-15: ETHSTAT: ETHERNET CONTROLLER STATUS REGISTER (CONTINUED)**

- bit 5 **RXBUSY:** Receive Busy bit<sup>(2)</sup> 1 = RX logic is receiving data
  - 0 = RX logic is idle

This bit indicates that a packet is currently being received. A change in this status bit is not necessarily reflected by the RXDONE interrupt, as RX packets may be aborted or rejected by the RX filter.

- bit 4-0 Unimplemented: Read as '0'
- **Note 1:** This bit will be *set* when the ON bit (ETHCON1<15>) = 1.
  - **2:** This bit will be *cleared* when the ON bit (ETHCON1<15>) = 0.

# PIC32MX5XX/6XX/7XX

#### REGISTER 25-21: ETHFCSERR: ETHERNET CONTROLLER FRAME CHECK SEQUENCE ERROR STATISTICS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—		—	—	-	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	_	—	—	—	—
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	FCSERRCNT<15:8>							
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
				FCSERRCI	NT<7:0>			

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-16 Unimplemented: Read as '0'

bit 15-0 **FCSERRCNT<15:0>:** FCS Error Count bits Increment count for frames received with FCS error and the frame length in bits is an integral multiple of 8 bits.

#### **Note 1:** This register is only used for RX operations.

2: This register is automatically cleared by hardware after a read operation, unless the byte enables for bytes 0/1 are '0'.

**3:** It is recommended to use the SET, CLR, or INV registers to set or clear any bit in this register. Setting or clearing any bits in this register should be only done for debug/test purposes.



#### FIGURE 32-13: SPIX MODULE SLAVE MODE (CKE = 1) TIMING CHARACTERISTICS

#### TABLE 32-31: SPIX MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

AC CHARACTERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-Temp} \end{array}$					
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Typical <sup>(2)</sup>	Max.	Units	Conditions
SP70	TscL	SCKx Input Low Time <sup>(3)</sup>	Tsck/2	—		ns	—
SP71	TscH	SCKx Input High Time <sup>(3)</sup>	Tsck/2	—	_	ns	—
SP72	TscF	SCKx Input Fall Time		5	10	ns	—
SP73	TscR	SCKx Input Rise Time	_	5	10	ns	_
SP30	TDOF	SDOx Data Output Fall Time <sup>(4)</sup>		_		ns	See parameter DO32
SP31	TDOR	SDOx Data Output Rise Time <sup>(4)</sup>		_		ns	See parameter DO31
SP35	TscH2doV,	/, SDOx Data Output Valid after	_	—	20	ns	VDD > 2.7V
	TscL2doV	SCKx Edge			30	ns	Vdd < 2.7V
SP40	TDIV2sCH, TDIV2sCL	Setup Time of SDIx Data Input to SCKx Edge	10	_		ns	—
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	10			ns	_
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx $\downarrow$ or SCKx $\uparrow$ Input	175	_		ns	

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

- 3: The minimum clock period for SCKx is 40 ns.
- 4: Assumes 50 pF load on all SPIx pins.

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +105^\circ C \mbox{ for V-Temp} \end{array}$				
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Typical	Max.	Units	Conditions
USB313	VUSB3V3	USB Voltage	3.0	—	3.6	V	Voltage on VUSB3V3 must be in this range for proper USB operation
USB315	VILUSB	Input Low Voltage for USB Buffer	—	—	0.8	V	—
USB316	VIHUSB	Input High Voltage for USB Buffer	2.0	—	—	V	—
USB318	Vdifs	Differential Input Sensitivity	_		0.2	V	The difference between D+ and D- must exceed this value while VCM is met
USB319	VCM	Differential Common Mode Range	0.8	—	2.5	V	—
USB320	Zout	Driver Output Impedance	28.0	—	44.0	Ω	—
USB321	Vol	Voltage Output Low	0.0		0.3	V	1.425 kΩ load connected to V∪sвз∨з
USB322	Vон	Voltage Output High	2.8		3.6	V	14.25 k $\Omega$ load connected to ground

#### TABLE 32-42: USB OTG ELECTRICAL SPECIFICATIONS

**Note 1:** These parameters are characterized, but not tested in manufacturing.

# APPENDIX A: MIGRATING FROM PIC32MX3XX/4XX TO PIC32MX5XX/6XX/7XX DEVICES

This appendix provides an overview of considerations for migrating from PIC32MX3XX/4XX devices to the PIC32MX5XX/6XX/7XX family of devices. The code developed for the PIC32MX3XX/4XX devices can be ported to the PIC32MX5XX/6XX/7XX devices after making the appropriate changes outlined below.

# A.1 DMA

PIC32MX5XX/6XX/7XX devices do not support stopping DMA transfers in Idle mode.

# A.2 Interrupts

PIC32MX5XX/6XX/7XX devices have persistent interrupts for some of the peripheral modules. This means that the interrupt condition for these peripherals must be cleared before the interrupt flag can be cleared.

For example, to clear a UART receive interrupt, the user application must first read the UART Receive register to clear the interrupt condition and then clear the associated UxIF flag to clear the pending UART interrupt. In other words, the UxIF flag cannot be cleared by software until the UART Receive register is read.

Table A-1 outlines the peripherals and associated interrupts that are implemented differently on PIC32MX5XX/6XX/7XX versus PIC32MX3XX/4XX devices.

In addition, on the SPI module, the IRQ numbers for the receive done interrupts were changed from 25 to 24 and the transfer done interrupts were changed from 24 to 25.

# TABLE A-1: PIC32MX3XX/4XX VERSUS PIC32MX5XX/6XX/7XX INTERRUPT IMPLEMENTATION DIFFERENCES

Module	Interrupt Implementation
Input Capture	To clear an interrupt source, read the Buffer Result (ICxBUF) register to obtain the number of capture results in the buffer that are below the interrupt threshold (specified by ICI<1:0> bits).
SPI	Receive and transmit interrupts are controlled by the SRXISEL<1:0> and STXISEL<1:0> bits, respectively. To clear an interrupt source, data must be written to, or read from, the SPIxBUF register to obtain the number of data to receive/transmit below the level specified by the SRXISEL<1:0> and STXISEL<1:0> bits.
UART	TX interrupt will be generated as soon as the UART module is enabled. Receive and transmit interrupts are controlled by the URXISEL<1:0> and UTXISEL<1:0> bits, respectively. To clear an interrupt source, data must be read from, or written to, the UxRXREG or UxTXREG registers to obtain the number of data to receive/transmit below the level specified by the URXISEL<1:0> and UTXISEL<1:0> bits.
ADC	All samples must be read from the result registers (ADC1BUFx) to clear the interrupt source.
PMP	To clear an interrupt source, read the Parallel Master Port Data Input/Output (PMDIN/PMDOUT) register.

# **Revision C (February 2010)**

The revision includes the following updates, as described in Table B-2:

#### TABLE B-2: MAJOR SECTION UPDATES

Section Name	Update Description				
"High-Performance, USB, CAN and Ethernet 32-bit Flash Microcontrollers"	Added the following devices: • PIC32MX675F256H • PIC32MX775F256H • PIC32MX775F512H • PIC32MX675F256L • PIC32MX775F256L • PIC32MX775F512L				
	Added the following pins: • EREFCLK • ECRSDV • AEREFCLK • AECRSDV Added the EREECLK and ECRSDV pins to Table 5 and Table 6				
1.0 "Device Overview"	Updated the pin number pinout I/O descriptions for the following pin names in				
4.0 "Memory Organization"	Table 1-1:         • SCL3       • SCL5       • RTCC       • C1OUT         • SDA3       • SDA5       • CVREF-       • C2IN-         • SCL2       • TMS       • CVREF+       • C2IN+         • SDA2       • TCK       • CVREFOUT       • C2OUT         • SCL4       • TDI       • C1IN-       • PMA0         • SDA4       • TDO       • C1IN+       • PMA1         Added the following pins to the Pinout I/O Descriptions table (Table 1-1):       • EREFCLK         • EREFCLK       • AEREFCLK       • AEREFCLK         • AEREFCLK       • AEREFCLK       • AEREFCLK				
	Added new devices to Figure 4-5.				
	Added new devices to the following register maps:				
	<ul> <li>Table 4-3, Table 4-4, Table 4-6 and Table 4-7 (Interrupt Register Maps)</li> <li>Table 4-12 (I2C2 Register Map)</li> <li>Table 4-15 (SPI1 Register Map)</li> <li>Table 4-24 through Table 4-35 (PORTA-PORTG Register Maps)</li> <li>Table 4-36 and Table 4-37 (Change Notice and Pull-up Register Maps)</li> <li>Table 4-45 (CAN1 Register Map)</li> <li>Table 4-46 (CAN2 Register Map)</li> <li>Table 4-47 (Ethernet Controller Register Map)</li> </ul>				
	Changed the bits named POSCMD to POSCMOD in Table 4-42 (Device Configuration Word Summary).				
1.0 "Special Features"	Changed all references of POSCMD to POSCMOD in the Device Configuration Word 1 register (see Register 1-2).				
Appendix A: "Migrating from PIC32MX3XX/4XX to PIC32MX5XX/6XX/7XX Devices"	Added the new section Appendix .				

# **Revision J (September 2016)**

This revision includes typographical and formatting updates throughout the data sheet text. In addition, all SFR Register maps were moved from the Memory chapter to their respective peripheral chapters.

All other major updates are referenced by their respective section in Table B-7.

TABLE B-7:	MAJOR	SECTION	UPDATES

Section Name	Update Description
"32-bit Microcontrollers (up to 512	Updated Communication Interfaces for LIN support to 2.1.
KB Flash and 128 KB SRAM) with Graphics Interface, USB, CAN, and Ethernet"	Updated Qualification and Class B Support to AEC-Q100 REVH.
2.0 "Guidelines for Getting Started with 32-bit MCUs"	The Recommended Minimum Connection diagram was updated (see Figure 2-1).
	The Example of $\overline{\text{MCLR}}$ Pin Connections diagram was updated (see Figure 2-2).
	2.11 "EMI/EMC/EFT (IEC 61000-4-4 and IEC 61000-4-2) Suppression Considerations" was added.
4.0 "Memory Organization"	The SFR Memory Map was added (see Table 4-1).
7.0 "Interrupt Controller"	The UART interrupt sources were updated in the Interrupt IRQ, Vector, and Bit location table (see Table 7-1).
8.0 "Oscillator Configuration"	Updated the bit value definitions for the TUN<5:0> bits in the OCSTUN register (see Register 8-2).
15.0 "Watchdog Timer (WDT)"	The content in this chapter was relocated from the Special Features chapter to its own chapter.
18.0 "Serial Peripheral Interface (SPI)"	The register map tables were combined (see Table 18-1).
19.0 "Inter-Integrated Circuit (I <sup>2</sup> C)"	The register map tables were combined (see Table 19-1).
	The PMADDR register was updated (see Register 21-3).
21.0 "Parallel Master Port (PMP)"	The bit value definitions for the ADRMUX<1:0> and CSF<1:0> bits in the PMCON register were updated (see Register 21-1).
29.0 "Special Features"	Removed the duplicate bit value definition for '010' in the DEVCFG2 register (see Register 29-3).
	Note 1 was added to the Programming, Debugging, and Trace Ports block diagram (see Figure 29-2).
	The DDPCON register was relocated (see Register 29-6).
	The Device ID, Revision, and Configuration Summary was updated (see Table 29-2).

# PIC32MX5XX/6XX/7XX

EMAC1SA0 (Ethernet Controller MAC Station Address
EMAC1SA1 (Ethernet Controller MAC Station Address
EMAC1SA2 (Ethernet Controller MAC Station Address
EMAC1SUPP (Ethernet Controller MAC PHY Support) . 313
EMAC1TEST (Ethernet Controller MAC Test)
ETHCON1 (Ethernet Controller Control 1)
ETHCON2 (Ethernet Controller Control 2)
ETHFCSERR (Ethernet Controller Frame Check Se-
quence Error Statistics)
OK Statistics)
ETHFRMTXOK (Ethernet Controller Frames Transmit-
ted OK Statistics) 300
ETHHT0 (Ethernet Controller Hash Table 0)
ETHEN (Ethernet Controller Hash Table 1)
ETHIEN (Ethernet Controller Interrupt Enable)
ETHMCOLFRM (Ethernet Controller Multiple Collision
Frames Statistics) 302
ETHPM0 (Ethernet Controller Pattern Match Offset) 290
ETHPMCS (Ethernet Controller Pattern Match Check-
ETHRXEC (Ethernet Controller Receive Filter Configura-
tion)
ETHRXOVFLOW (Ethernet Controller Receive Overflow
Statistics)
ETHRXST (Ethernet Controller RX Packet Descriptor
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)       287         ETHRXWM (Ethernet Controller Receive Watermarks) .       293         ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics)       301         ETHSTAT (Ethernet Controller Status)       297         ETHTXST (Ethernet Controller Status)       297         ETHTXST (Ethernet Controller TX Packet Descriptor Start Address)       287         I2CxCON (I2C Control)       199         I2CxCON (I2C Status)       201         ICxCON (Input Capture 'x' Control)       183
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)       287         ETHRXWM (Ethernet Controller Receive Watermarks)       293         ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics)       301         ETHSTAT (Ethernet Controller Status)       297         ETHTXST (Ethernet Controller Status)       297         ETHTXST (Ethernet Controller TX Packet Descriptor Start Address)       287         I2CxCON (I2C Control)       199         I2CxSTAT (I2C Status)       201         ICxCON (Input Capture 'x' Control)       183         IECx (Interrupt Enable Control)       91
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)       287         ETHRXWM (Ethernet Controller Receive Watermarks)       293         ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics)       301         ETHSTAT (Ethernet Controller Status)       297         ETHTXST (Ethernet Controller Status)       297         ETHTXST (Ethernet Controller TX Packet Descriptor Start Address)       287         I2CxCON (I2C Control)       199         I2CxSTAT (I2C Status)       201         ICxCON (Input Capture 'x' Control)       183         IECx (Interrupt Enable Control)       91         INTCON (Interrupt Control)       91
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)       287         ETHRXWM (Ethernet Controller Receive Watermarks)       293         ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics)       301         ETHSTAT (Ethernet Controller Status)       297         ETHTXST (Ethernet Controller Status)       297         ETHTXST (Ethernet Controller TX Packet Descriptor Start Address)       287         I2CxCON (I2C Control)       199         I2CxSTAT (I2C Status)       201         ICxCON (Input Capture 'x' Control)       183         IECx (Interrupt Enable Control)       91         IFSx (Interrupt Flag Status)       91         INTCON (Interrupt Control)       89         INTSTAT (Interrupt Status)       90
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)       287         ETHRXWM (Ethernet Controller Receive Watermarks) .       293         ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics)       301         ETHSTAT (Ethernet Controller Status)       297         ETHTXST (Ethernet Controller Status)       297         ETHTXST (Ethernet Controller TX Packet Descriptor Start Address)       287         I2CxCON (I2C Control)       199         I2CxSTAT (I2C Status)       201         ICxCON (Input Capture 'x' Control)       183         IECx (Interrupt Enable Control)       91         IFSx (Interrupt Flag Status)       91         INTCON (Interrupt Control)       89         INTSTAT (Interrupt Status)       90         IPCx (Interrupt Priority Control)       92
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)       287         ETHRXWM (Ethernet Controller Receive Watermarks) .       293         ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics)       301         ETHSTAT (Ethernet Controller Status)       297         ETHTXST (Ethernet Controller Status)       297         ETHTXST (Ethernet Controller TX Packet Descriptor Start Address)       287         I2CxCON (I2C Control)       199         I2CxSTAT (I2C Status)       201         ICxCON (Input Capture 'x' Control)       183         IECx (Interrupt Enable Control)       91         IFSx (Interrupt Flag Status)       91         INTCON (Interrupt Control)       89         INTSTAT (Interrupt Status)       90         IPCx (Interrupt Priority Control)       92         NVMADDR (Flash Address)       66
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)       287         ETHRXWM (Ethernet Controller Receive Watermarks) .       293         ETHSCOLFRM (Ethernet Controller Receive Watermarks) .       301         ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics)       301         ETHSTAT (Ethernet Controller Status)       297         ETHTXST (Ethernet Controller TX Packet Descriptor Start Address)       287         I2CxCON (I2C Control)       199         I2CxSTAT (I2C Status)       201         ICxCON (Input Capture 'x' Control)       183         IECx (Interrupt Enable Control)       91         IFSx (Interrupt Flag Status)       91         INTCON (Interrupt Control)       89         INTSTAT (Interrupt Status)       90         IPCx (Interrupt Priority Control)       92         NVMADDR (Flash Address)       66         NVMCON (Programming Control)       65
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)       287         ETHRXWM (Ethernet Controller Receive Watermarks) .       293         ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics)       301         ETHSTAT (Ethernet Controller Status)       297         ETHTXST (Ethernet Controller Status)       297         ETHTXST (Ethernet Controller TX Packet Descriptor Start Address)       287         I2CxCON (I2C Control)       199         I2CxSTAT (I2C Status)       201         ICxCON (Input Capture 'x' Control)       183         IECx (Interrupt Enable Control)       91         IFSx (Interrupt Flag Status)       91         INTCON (Interrupt Control)       89         INTSTAT (Interrupt Status)       90         IPCx (Interrupt Priority Control)       92         NVMADDR (Flash Address)       66         NVMDATA (Flash Program Data)       67
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)       287         ETHRXWM (Ethernet Controller Receive Watermarks)       293         ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics)       301         ETHSTAT (Ethernet Controller Status)       297         ETHTXST (Ethernet Controller TX Packet Descriptor Start Address)       287         I2CxCON (I2C Control)       199         I2CxSTAT (I2C Status)       201         ICxCON (Input Capture 'x' Control)       183         IECx (Interrupt Enable Control)       91         IFSx (Interrupt Flag Status)       91         INTCON (Interrupt Control)       89         INTSTAT (Interrupt Status)       90         IPCx (Interrupt Priority Control)       92         NVMADDR (Flash Address)       66         NVMCON (Programming Control)       65         NVMKEY (Programming Unlock)       66         NVMSRCADDR (Source Data Address)       67
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)       287         ETHRXWM (Ethernet Controller Receive Watermarks).       293         ETHSCOLFRM (Ethernet Controller Receive Watermarks).       293         ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics)       301         ETHSTAT (Ethernet Controller Status)       297         ETHTXST (Ethernet Controller TX Packet Descriptor Start Address)       287         I2CxCON (I2C Control)       199         I2CxSTAT (I2C Status)       201         ICxCON (Input Capture 'x' Control)       183         IECx (Interrupt Enable Control)       91         IFSx (Interrupt Flag Status)       91         INTCON (Interrupt Control)       89         INTSTAT (Interrupt Status)       90         IPCx (Interrupt Priority Control)       92         NVMADDR (Flash Address)       66         NVMCON (Programming Control)       65         NVMKEY (Programming Unlock)       66         NVMSRCADDR (Source Data Address)       67         OCXCON (Output Compare 'x' Control)       187         OSCCON (Oscillator Control)       97         DEAPT (Derefore Control)       97
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)       287         ETHRXWM (Ethernet Controller Receive Watermarks) .       293         ETHSCOLFRM (Ethernet Controller Receive Watermarks) .       293         ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics)       301         ETHSTAT (Ethernet Controller Status)       297         ETHTXST (Ethernet Controller TX Packet Descriptor Start Address)       287         I2CxCON (I2C Control)       199         I2CxSTAT (I2C Status)       201         ICxCON (Input Capture 'x' Control)       183         IECx (Interrupt Enable Control)       91         IFSx (Interrupt Flag Status)       91         INTCON (Interrupt Control)       89         INTSTAT (Interrupt Status)       90         IPCx (Interrupt Priority Control)       92         NVMADDR (Flash Address)       66         NVMCON (Programming Unlock)       66         NVMKEY (Programming Unlock)       67         OXCCON (Output Compare 'x' Control)       187         OSCCON (Oscillator Control)       97         OSCTUN (FRC Tuning)       100         PFABT (Prefetch Cache Abort Statistics)       110         PMADDR (Parallel Port Address)       217
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)       287         ETHRXWM (Ethernet Controller Receive Watermarks)       293         ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics)       301         ETHSTAT (Ethernet Controller Status)       297         ETHTXST (Ethernet Controller TX Packet Descriptor Start Address)       287         I2CxCON (I2C Control)       199         I2CxSTAT (I2C Status)       201         ICxCON (Input Capture 'x' Control)       183         IECx (Interrupt Enable Control)       91         INTCON (Interrupt Control)       89         INTCON (Interrupt Control)       90         IPCx (Interrupt Priority Control)       92         NVMADDR (Flash Address)       66         NVMCON (Programming Control)       65         NVMKEY (Programming Unlock)       66         NVMSRCADDR (Source Data Address)       67         OSCCON (Output Compare 'x' Control)       187         OSCCON (Oscillator Control)       97         OSCTUN (FRC Tuning)       100         PFABT (Prefetch Cache Abort Statistics)       217         PMAEN (Parallel Port Address)       217
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)       287         ETHRXWM (Ethernet Controller Receive Watermarks)       293         ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics)       301         ETHSTAT (Ethernet Controller Status)       297         ETHTXST (Ethernet Controller TX Packet Descriptor Start Address)       287         I2CxCON (I2C Control)       199         I2CxSTAT (I2C Status)       201         ICxCON (Input Capture 'x' Control)       183         IECx (Interrupt Enable Control)       91         IFSx (Interrupt Flag Status)       91         INTCON (Interrupt Control)       89         INTSTAT (Interrupt Status)       90         IPCx (Interrupt Priority Control)       92         NVMADDR (Flash Address)       66         NVMCON (Programming Control)       65         NVMKEY (Programming Unlock)       66         NVMSRCADDR (Source Data Address)       67         OCXCON (Output Compare 'x' Control)       187         OSCCON (Oscillator Control)       97         OSCTUN (FRC Tuning)       100         PFABT (Prefetch Cache Abort Statistics)       110         PMADDR (Parallel Port Address)       217         PMAEN (Parallel Port Pin Enable)       218
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)       287         ETHRXWM (Ethernet Controller Receive Watermarks).       293         ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics)       301         ETHSTAT (Ethernet Controller Status)       297         ETHTXST (Ethernet Controller TX Packet Descriptor Start Address)       287         I2CxCON (I2C Control)       199         I2CxSTAT (I2C Status)       201         ICxCON (Input Capture 'x' Control)       183         IECx (Interrupt Enable Control)       91         IFSX (Interrupt Flag Status)       91         INTCON (Interrupt Control)       89         INTSTAT (Interrupt Status)       90         IPCx (Interrupt Priority Control)       92         NVMADDR (Flash Address)       66         NVMCON (Programming Unlock)       66         NVMKEY (Programming Unlock)       67         OSCCON (Output Compare 'x' Control)       187         OSCCON (Oscillator Control)       97         OSCTUN (FRC Tuning)       100         PFABT (Prefetch Cache Abort Statistics)       110         PMADDR (Parallel Port Address)       217         PMADN (Parallel Port Address)       217         PMADDR (Parallel Port Mode)       213 <td< td=""></td<>

RTCCON (RTC Control)	223
RTCDATE (RTC Date Value)	228
RTCTIME (RTC Time Value)	227
SPIxCON (SPI Control)	191
SPIxSTAT (SPI Status)	193
T1CON (Type A Timer Control)	169
TPTMR (Temporal Proximity Timer)	. 90
TxCON (Type B Timer Control)	174
U1ADDR (USB Address)	150
U1BDTP1 (USB BDT Page 1)	152
U1BDTP2 (USB BDT Page 2)	153
U1BDTP3 (USB BDT Page 3)	153
U1CNFG1 (USB Configuration 1)	154
U1CON (USB Control)	148
U1EIE (USB Error Interrupt Enable)	146
U1EIR (USB Error Interrupt Status)	145
U1EP0-U1EP15 (USB Endpoint Control)	155
U1FRMH (USB Frame Number High)	151
U1FRML (USB Frame Number Low)	150
U1IE (USB Interrupt Enable)	144
U1IR (USB Interrupt)	143
U1OTGCON (USB OTG Control)	141
U1OTGIE (USB OTG Interrupt Enable)	139
U1OTGIR (USB OTG Interrupt Status)	138
U1OTGSTAT (USB OTG Status)	140
U1PWRC (USB Power Control)	142
U1SOF (USB SOF Threshold)	152
U1STAT (USB Status)	147
U1TOK (USB Token)	151
UxMODE (UARTx Mode)	207
UxSTA (UARTx Status and Control)	209
WDTCON (Watchdog Timer Control)	179
Resets	. 69
Revision History	420
RTCALRM (RTC ALARM Control)	225

# S

Serial Peripheral Interface (SPI)	189
Software Simulator (MPLAB X SIM)	349
Special Features	333

# т

Timer1 Module Timer2/3, Timer4/5 Modules Timing Diagrams	167 171
10-bit Analog-to-Digital Conversion (ASAM = 0.	SS-
RC<2:0> = 000)	392
10-bit Analog-to-Digital Conversion (ASAM = 1,	SS-
RC<2:0> = 111, SAMC<4:0> = 00001)	393
CAN I/O	385
EJTAG	398
External Clock	366
I/O Characteristics	369
I2Cx Bus Data (Master Mode)	381
I2Cx Bus Data (Slave Mode)	383
I2Cx Bus Start/Stop Bits (Master Mode)	381
I2Cx Bus Start/Stop Bits (Slave Mode)	383
Input Capture (CAPx)	374
OCx/PWM	375
Output Compare (OCx)	374
Parallel Master Port Read	395
Parallel Master Port Write	396
Parallel Slave Port	394
SPIx Master Mode (CKE = 0)	376
SPIx Master Mode (CKE = 1)	377
SPIx Slave Mode (CKE = 0)	378