

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, I ² C, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	-
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	121-TFBGA
Supplier Device Package	121-TFBGA (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx575f512l-80i-bg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 5: PIN NAMES FOR 64-PIN USB AND ETHERNET DEVICES

64	-PIN QFN ⁽²⁾ AND TQFP (TOP VIEW)				
	PIC32MX664F064H PIC32MX664F128H PIC32MX675F256H PIC32MX675F512H PIC32MX695F512H 64	0EN(2)		64	
				TQFP	
Pin #	Full Pin Name	Pin	#	Full Pin Name	
1	ETXEN/PMD5/RE5	33	3	USBID/RF3	
2	ETXD0/PMD6/RE6	34	ļ	VBUS	
3	ETXD1/PMD7/RE7	35	5	VUSB3V3	
4	SCK2/U6TX/U3RTS/PMA5/CN8/RG6	36	6	D-/RG3	
5	SDA4/SDI2/U3RX/PMA4/CN9/RG7	37	7	D+/RG2	
6	SCL4/SDO2/U3TX/PMA3/CN10/RG8	38	3	Vdd	
7	MCLR	39)	OSC1/CLKI/RC12	
8	SS2/U6RX/U3CTS/PMA2/CN11/RG9	40)	OSC2/CLKO/RC15	
9	Vss	41		Vss	
10	Vdd	42	2	RTCC/AERXD1/ETXD3/IC1/INT1/RD8	
11	AN5/C1IN+/VBUSON/CN7/RB5	43	3	AERXD0/ETXD2/SS3/U4RX/U1CTS/SDA1/IC2/INT2/RD9	
12	AN4/C1IN-/CN6/RB4	44	1	ECOL/AECRSDV/SCL1/IC3/PMCS2/PMA15/INT3/RD10	
13	AN3/C2IN+/CN5/RB3	45	5	ECRS/AEREFCLK/IC4/PMCS1/PMA14/INT4/RD11	
14	AN2/C2IN-/CN4/RB2	46	6	OC1/INT0/RD0	
15	PGEC1/AN1/VREF-/CVREF-/CN3/RB1	47	7	SOSCI/CN1/RC13	
16	PGED1/AN0/VREF+/CVREF+/PMA6/CN2/RB0	48	3	SOSCO/T1CK/CN0/RC14	
17	PGEC2/AN6/OCFA/RB6	49	9	EMDIO/AEMDIO/SCK3/U4TX/U1RTS/OC2/RD1	
18	PGED2/AN7/RB7	50)	SDA3/SDI3/U1RX/OC3/RD2	
19	AVdd	51	l	SCL3/SDO3/U1TX/OC4/RD3	
20	AVss	52	2	OC5/IC5/PMWR/CN13/RD4	
21	AN8/SS4/U5RX/U2CTS/C1OUT/RB8	53	3	PMRD/CN14/RD5	
22	AN9/C2OUT/PMA7/RB9	54	ļ	AETXEN/ETXERR/CN15/RD6	
23	TMS/AN10/CVREFOUT/PMA13/RB10	55	5	ETXCLK/AERXERR/CN16/RD7	
24	TDO/AN11/PMA12/RB11	56	6	VCAP	
25	Vss	57	7	Vdd	
26	VDD	58	3	AETXD1/ERXD3/RF0	
27	TCK/AN12/PMA11/RB12	59	9	AETXD0/ERXD2/RF1	
28	TDI/AN13/PMA10/RB13	60)	ERXD1/PMD0/RE0	
29	AN14/SCK4/U5TX/U2RTSU2RTS/PMALH/PMA1/RB14	61		ERXD0/PMD1/RE1	
30	AN15/EMDC/AEMDC/OCFB/PMALL/PMA0/CN12/RB15	62	2	ERXDV/ECRSDV/PMD2/RE2	
31	SDA5/SDI4/U2RX/PMA9/CN17/RF4	63	3	ERXCLK/EREFCLK/PMD3/RE3	
32	SCL5/SDO4/U2TX/PMA8/CN18/RF5	64	1	ERXERR/PMD4/RE4	

Note 1: Shaded pins are 5V tolerant.

2: The metal plane at the bottom of the QFN device is not connected to any pins and is recommended to be connected to Vss externally.

Coprocessor 0 also contains the logic for identifying and managing exceptions. Exceptions can be caused by a variety of sources, including alignment errors in data, external events or program errors. Table 3-3 lists the exception types in order of priority.

TABLE 3-3: PIC32MX5XX/6XX/7XX FAMILY CORE EXCEPTION TYPES

Exception	Description
Reset	Assertion MCLR or a Power-on Reset (POR).
DSS	EJTAG debug single step.
DINT	EJTAG debug interrupt. Caused by the assertion of the external <i>EJ_DINT</i> input or by setting the EjtagBrk bit in the ECR register.
NMI	Assertion of NMI signal.
Interrupt	Assertion of unmasked hardware or software interrupt signal.
DIB	EJTAG debug hardware instruction break matched.
AdEL	Fetch address alignment error. Fetch reference to protected address.
IBE	Instruction fetch bus error.
DBp	EJTAG breakpoint (execution of SDBBP instruction).
Sys	Execution of SYSCALL instruction.
Вр	Execution of BREAK instruction.
RI	Execution of a reserved instruction.
CpU	Execution of a coprocessor instruction for a coprocessor that is not enabled.
CEU	Execution of a CorExtend instruction when CorExtend is not enabled.
Ov	Execution of an arithmetic instruction that overflowed.
Tr	Execution of a trap (when trap condition is true).
DDBL/DDBS	EJTAG Data Address Break (address only) or EJTAG data value break on store (address + value).
AdEL	Load address alignment error. Load reference to protected address.
AdES	Store address alignment error. Store to protected address.
DBE	Load or store bus error.
DDBL	EJTAG data hardware breakpoint matched in load data compare.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0							
04.04	R	R	R	R	R	R	R	R							
31:24		BMXDRMSZ<31:24>													
22.16	R	R	R	R	R	R	R	R							
23.10	BMXDRMSZ<23:16>														
45.0	R	R	R	R	R	R	R	R							
15:8				BMXDRI	MSZ<15:8>										
7.0	R	R	R	R	R	R	R	R							
7:0	BMXDRMSZ<7:0>														

REGISTER 4-5: BMXDRMSZ: DATA RAM SIZE REGISTER

Legend:								
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'						
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					

bit 31-0 **BMXDRMSZ<31:0>:** Data RAM Memory (DRM) Size bits Static value that indicates the size of the Data RAM in bytes: 0x00004000 = device has 16 KB RAM 0x00008000 = device has 32 KB RAM 0x00010000 = device has 64 KB RAM

REGISTER 4-6: BMXPUPBA: PROGRAM FLASH (PFM) USER PROGRAM BASE ADDRESS REGISTER^(1,2)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	R/W-0 R/W-0		R/W-0	R/W-0
23:16	—	—	—	—		BMXPUPE	3A<19:16>	
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-0
15:8				BMXPU	PBA<15:8>			
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7:0				BMXPU	PBA<7:0>			

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-20 Unimplemented: Read as '0'

bit 19-11 BMXPUPBA<19:11>: Program Flash (PFM) User Program Base Address bits

bit 10-0 **BMXPUPBA<10:0>:** Program Flash (PFM) User Program Base Address Read-Only bits Value is always '0', which forces 2 KB increments

- **Note 1:** At Reset, the value in this register is forced to zero, which causes all of the RAM to be allocated to Kernal mode data usage.
 - **2:** The value in this register must be less than or equal to BMXPFMSZ.

TABLE 7-5: INTERRUPT REGISTER MAP FOR PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L PIC32MX575F512L AND PIC32MX575F256L DEVICES (CONTINUED)

ess		0								В	its																												
Virtual Addr (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets																				
1000		31:16		—	—		INT4IP<2:0>	•	INT4IS	6<1:0>		—	—		OC4IP<2:0>		OC4IS	S<1:0>	0000																				
1000	IPC4	15:0	_	_	_		IC4IP<2:0>		IC4IS	<1:0>	_	—	—		T4IP<2:0>		T4IS<1:0>		0000																				
4050		31:16	—	_	-		SPI1IP<2:0>		SPI1IS	S<1:0>	—	-	_		OC5IP<2:0>		OC5IS	S<1:0>	0000																				
TUEU	IPC5	15:0	_	—	—		IC5IP<2:0>		IC5IS	<1:0>	_	—	—		T5IP<2:0>		T5IS-	<1:0>	0000																				
		31:16	_	_	_		AD1IP<2:0>		AD1IS	S<1:0>		—	_		CNIP<2:0>		CNIS	<1:0>	0000																				
10E0	IPC6														U1IP<2:0>		U1IS	<1:0>																					
IUFU	IFCO	15:0	—	-	-		I2C1IP<2:0>		I2C1IS<1:0>		—	—	-		SPI3IP<2:0>		SPI3IS	S<1:0>	0000																				
						1131P-2:05									I2C3IP<2:0>		12C315	S<1:0>																					
						U3IP<2:0>			U3IS<1:0>																														
1100	IPC7	31:16	—	—	—		SPI2IP<2:0>	•	SPI2IS	SPI2IS<1:0>		—	—	(CMP2IP<2:0	>	CMP2IS<1:0>		0000																				
							I2C4IP<2:0>		12C418	S<1:0>)>							_																					
		15:0	—		-	(CMP1IP<2:0	>	CMP1I	S<1:0>	—	-			PMPIP<2:0>		PMPIS<1:0>		0000																				
		31:16	—	-	-	F	RTCCIP<2:0	>	RTCCI	S<1:0>	—	-	—	I	SCMIP<2:0	>	FSCMI	S<1:0>	0000																				
1110	IPC8																								U2IP<2:0>		U2IS	<1:0>	_										
		15:0	—	-	-		I2C2IP<2:0>	•	12C218	I2C2IS<1:0>		I2C2IS<1:0>		I2C2IS<1:0>		I2C2IS<1:0>		I2C2IS<1:0>		I2C2IS<1:0>		I2C2IS<1:0>		I2C2IS<1:0>		I2C2IS<1:0>		I2C2IS<1:0>		I2C2IS<1:0>		-	-		SPI4IP<2:0>		SPI4IS	S<1:0>	0000
															I2C5IP<2:0>		12C518	S<1:0>	_																				
1120	IPC9	31:16	—	-	-	0	DMA3IP<2:0	>	DMA3I	S<1:0>	—	-	—	l	DMA2IP<2:0	>	DMA2I	S<1:0>	0000																				
20		15:0	—	-	-	0	DMA1IP<2:0	>	DMA1I	S<1:0>	—	-	—	l	DMA0IP<2:0	>	DMA0I	S<1:0>	0000																				
1130	IPC10	31:16	—	—	—	DI	MA7IP<2:0>	(2)	DMA7IS	S<1:0> ⁽²⁾	—	—	—	D	MA6IP<2:0>	(2)	DMA6IS	<1:0> ⁽²⁾	0000																				
1100	11 010	15:0	—	_	_	DMA5IP<2:0> ⁽²⁾			DMA5IS	S<1:0> ⁽²⁾		_	_	D	MA4IP<2:0>	(2)	DMA4IS	<1:0> ⁽²⁾	0000																				
11/0		31:16	—	_	_									_	_	_	_	CAN1IP<2:0>		CAN1IP<2:0>		CAN1I	S<1:0>	0000															
1140		15:0	—	—	—	USBIP<2:0>			USBIS	S<1:0>	—	—	—	FCEIP<2:0>			FCEIS<1:0>		0000																				
1150		31:16	—	_	_	U5IP<2:0>			U5IS	<1:0>	_	—	—		U6IP<2:0>		U6IS	<1:0>	0000																				
1150	11 012	15:0	_	_	_	U4IP<2:0>			U4IS	<1:0>	_	_	_	_	_		_		0000																				

PIC32MX5XX/6XX/7XX

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

2: These bits are not available on PIC32MX534/564 devices.

3: This register does not have associated CLR, SET, and INV registers.

TAE	LE 12-	11:	PORTG REGISTER MAP FOR PIC32MX534F064H, PIC32MX564F064H, PIC32MX564F128H, PIC32MX575F256H, PIC32MX575F512H, PIC32MX664F064H, PIC32MX664F128H, PIC32MX675F256H, PIC32MX675F512H, PIC32MX695F512H	Н,
			PIC32MX764F128H, PIC32MX775F256H, PIC32MX775F512H AND PIC32MX795F512H DEVICES	
sse			Bits	

۵u		e																	s
Virtual Addr (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6190	TRISC	31:16		_	—	_	_	—	_	—	—	_	—	—	—	—		—	0000
6160	TRISG	15:0		_	_	_	_		TRISG9	TRISG8	TRISG7	TRISG6	_		TRISG3	TRISG2			03CC
6100	DODTO	31:16		—	_	—	_	_	—	_		-	_	_	_	_	-	_	0000
6190	PURIG	15:0		_	_	_	_		RG9	RG8	RG7	RG6	_		RG3	RG2			xxxx
6140	LATC	31:16	-	_	_	_	_	_	_	_	—	—	—	_	_	_	-	_	0000
61A0	LAIG	15:0		—	_	—	_	_	LATG9	LATG8	LATG7	LATG6	_	_	LATG3	LATG2	-	_	xxxx
61P0	ODCG	31:16		—	_	_	_	_	—	_	—	_	_	_	_	_		_	0000
UIBU	ODCG	15:0	_	_	_	_	_	_	ODCG9	ODCG8	ODCG7	ODCG6	_	_	ODCG3	ODCG2	_	_	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more Note 1: information.

TABLE 12-12: PORTG REGISTER MAP FOR PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L, PIC32MX575F256L, PIC32MX575F512L, PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256L, PIC32MX675F512L, PIC32MX695F512L, PIC32MX764F128L. PIC32MX775F256L. PIC32MX775F512L AND PIC32MX795F512L DEVICES

Virtual Address (BF88_#)										Bi	its								
	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
6180	TRISG	31:16	-	—	_	_	_	-	_	_	_	_	_	_	—	_	_	-	0000
		15:0	TRISG15	TRISG14	TRISG13	TRISG12	_	_	TRISG9	TRISG8	TRISG7	TRISG6	_	_	TRISG3	TRISG2	TRISG1	TRISG0	F3CF
6100	POPTO	31:16		_		_			_		_	_	-		_	_			0000
0190	FORIG	15:0	RG15	RG14	RG13	RG12			RG9	RG8	RG7	RG6			RG3	RG2	RG1	RG0	xxxx
6140	LATC	31:16		—					_						_				0000
61A0	LAIG	15:0	LATG15	LATG14	LATG13	LATG12			LATG9	LATG8	LATG7	LATG6			LATG3	LATG2	LATG1	LATG0	xxxx
61B0	0000	31:16	_	_	_	_	_		_	_	_	_	_	_	_	_	_		0000
	0000	15:0	ODCG15	ODCG14	ODCG13	ODCG12	_	-	ODCG9	ODCG8	ODCG7	ODCG6	_	-	ODCG3	ODCG2	ODCG1	ODCG0	0000

Legend: x = unknown value on Reset; ---- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more Note 1: information.

15.1 Control Registers

TABLE 15-1: WATCHDOG TIMER REGISTER MAP

Virtual Address (BF80_#)	Register Name ⁽¹⁾	ē								Bi	ts								(2)
		Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets ⁽
0000		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	WDICON	15:0	ON	_	_	_	_	_	_	_	_		S	WDTPS<4:0	>		_	WDTCLR	0000

Legend: x = unknown value on Reset; -- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

2: Reset values are dependent on the DEVCFGx Configuration bits and the type of Reset.

Figure 20-2 and Figure 20-3 illustrate typical receive and transmit timing for the UART module.

FIGURE 20-2: UART RECEPTION



FIGURE 20-3: TRANSMISSION (8-BIT OR 9-BIT DATA)



REGISTER 24-3: CIINT: CAN INTERRUPT REGISTER (CONTINUED)

- bit 14 WAKIF: CAN Bus Activity Wake-up Interrupt Flag bit 1 = A bus wake-up activity interrupt has occurred 0 = A bus wake-up activity interrupt has not occurred CERRIF: CAN Bus Error Interrupt Flag bit bit 13 1 = A CAN bus error has occurred 0 = A CAN bus error has not occurred bit 12 SERRIF: System Error Interrupt Flag bit 1 = A system error occurred (typically an illegal address was presented to the system bus) 0 = A system error has not occurred bit 11 **RBOVIF:** Receive Buffer Overflow Interrupt Flag bit 1 = A receive buffer overflow has occurred 0 = A receive buffer overflow has not occurred bit 10-4 Unimplemented: Read as '0' MODIF: CAN Mode Change Interrupt Flag bit bit 3 1 = A CAN module mode change has occurred (OPMOD<2:0> has changed to reflect REQOP) 0 = A CAN module mode change has not occurred bit 2 CTMRIF: CAN Timer Overflow Interrupt Flag bit 1 = A CAN timer (CANTMR) overflow has occurred 0 = A CAN timer (CANTMR) overflow has not occurred bit 1 **RBIF:** Receive Buffer Interrupt Flag bit 1 = A receive buffer interrupt is pending 0 = A receive buffer interrupt is not pending bit 0 TBIF: Transmit Buffer Interrupt Flag bit 1 = A transmit buffer interrupt is pending
 - 1 = A transmit buffer interrupt is pending
 0 = A transmit buffer interrupt is not pending
- **Note 1:** This bit can only be cleared by turning the CAN module Off and On by clearing or setting the ON bit (CiCON<15>).

REGISTER 24-12: CIFLTCON2: CAN FILTER CONTROL REGISTER 2 (CONTINUED)

er 9 Enable bit	er 9 Enable bit	
nabled isabled	nabled lisabled	
: Filter 9 Mask Select bits	-: Filter 9 Mask Select bits	
nce Mask 3 selected nce Mask 2 selected nce Mask 1 selected nce Mask 0 selected	ance Mask 3 selected ance Mask 2 selected ance Mask 1 selected ance Mask 0 selected	
: FIFO Selection bits	: FIFO Selection bits	
sage matching filter is stored in FIFO buffer 31	ssage matching filter is stored in FIFO buffer 31	
sage matching filter is stored in FIFO buffer 30	ssage matching filter is stored in FIFO buffer 30	
sage matching filter is stored in FIFO buffer 1 sage matching filter is stored in FIFO buffer 0	ssage matching filter is stored in FIFO buffer 1 ssage matching filter is stored in FIFO buffer 0	
er 8 Enable bit	er 8 Enable bit	
nabled isabled	nabled lisabled	
: Filter 8 Mask Select bits	-: Filter 8 Mask Select bits	
nce Mask 3 selected nce Mask 2 selected nce Mask 1 selected nce Mask 0 selected	ance Mask 3 selected ance Mask 2 selected ance Mask 1 selected ance Mask 0 selected	
: FIFO Selection bits	: FIFO Selection bits	
sage matching filter is stored in FIFO buffer 31	ssage matching filter is stored in FIFO buffer 31	
sage matching filter is stored in FIFO buffer 30	ssage matching filter is stored in FIFO buffer 30	
sage matching filter is stored in FIFO buffer 1 sage matching filter is stored in FIFO buffer 0	ssage matching filter is stored in FIFO buffer 1 ssage matching filter is stored in FIFO buffer 0	
 sage matching filter is stored in FIFO buffer 1 sage matching filter is stored in FIFO buffer 0 ar 8 Enable bit nabled isabled Filter 8 Mask Select bits nce Mask 3 selected nce Mask 2 selected nce Mask 1 selected nce Mask 0 selected FIFO Selection bits sage matching filter is stored in FIFO buffer 31 sage matching filter is stored in FIFO buffer 30 	ssage matching filter is stored in FIFO buffer 1 ssage matching filter is stored in FIFO buffer 0 er 8 Enable bit nabled isabled •: Filter 8 Mask Select bits ance Mask 3 selected ance Mask 2 selected ance Mask 1 selected ance Mask 0 selected : FIFO Selection bits ssage matching filter is stored in FIFO buffer 31 ssage matching filter is stored in FIFO buffer 30	

Note: The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

REGISTER 25-24: EMAC1CFG2: ETHERNET CONTROLLER MAC CONFIGURATION 2 REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 25/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—	—	—	—	—
22:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	—	—	—	—	—
	U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
15:8	—	EXCESS DFR	BPNOBK OFF	NOBK OFF	—	—	LONGPRE	PUREPRE
	R/W-1	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-1	R/W-0
7:0	AUTO PAD ^(1,2)	VLAN PAD ^(1,2)	PAD ENABLE ^(1,3)	CRC ENABLE	DELAYCRC	HUGEFRM	LENGTHCK	FULLDPLX

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-15 Unimplemented: Read as '0'

- bit 14 **EXCESSDER:** Excess Defer bit
 - 1 = The MAC will defer to carrier indefinitely as per the Standard
 - 0 = The MAC will abort when the excessive deferral limit is reached

bit 13 **BPNOBKOFF:** Backpressure/No Backoff bit

- 1 = The MAC after incidentally causing a collision during backpressure will immediately retransmit without backoff reducing the chance of further collisions and ensuring transmit packets get sent
- 0 = The MAC will not remove the backoff

bit 12 NOBKOFF: No Backoff bit

- 1 = Following a collision, the MAC will immediately retransmit rather than using the Binary Exponential Backoff algorithm as specified in the Standard
- 0 = Following a collision, the MAC will use the Binary Exponential Backoff algorithm

bit 11-10 Unimplemented: Read as '0'

- bit 9 LONGPRE: Long Preamble Enforcement bit
 - 1 = The MAC only allows receive packets which contain preamble fields less than 12 bytes in length
 - 0 = The MAC allows any length preamble as per the Standard

bit 8 **PUREPRE:** Pure Preamble Enforcement bit

- 1 = The MAC will verify the content of the preamble to ensure it contains 0x55 and is error-free. A packet with errors in its preamble is discarded
- 0 = The MAC does not perform any preamble checking
- bit 7 AUTOPAD: Automatic Detect Pad Enable bit^(1,2)
 - 1 = The MAC will automatically detect the type of frame, either tagged or untagged, by comparing the two octets following the source address with 0x8100 (VLAN Protocol ID) and pad accordingly
 - 0 = The MAC does not perform automatic detection

Note 1: Table 25-6 provides a description of the pad function based on the configuration of this register.

- 2: This bit is ignored if the PADENABLE bit is cleared.
- 3: This bit is used in conjunction with the AUTOPAD and VLANPAD bits.

Note: Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware

REGISTER 25-24: EMAC1CFG2: ETHERNET CONTROLLER MAC CONFIGURATION 2 REGISTER (CONTINUED)

- VLANPAD: VLAN Pad Enable bit^(1,2) bit 6 1 = The MAC will pad all short frames to 64 bytes and append a valid CRC 0 = The MAC does not perform padding of short frames PADENABLE: Pad/CRC Enable bit^(1,3) bit 5 1 = The MAC will pad all short frames 0 = The frames presented to the MAC have a valid length bit 4 CRCENABLE: CRC Enable1 bit 1 = The MAC will append a CRC to every frame whether padding was required or not. Must be set if the PADENABLE bit is set. 0 = The frames presented to the MAC have a valid CRC bit 3 DELAYCRC: Delayed CRC bit This bit determines the number of bytes, if any, of proprietary header information that exist on the front of the IEEE 802.3 frames. 1 = Four bytes of header (ignored by the CRC function) 0 = No proprietary header bit 2 HUGEFRM: Huge Frame enable bit 1 = Frames of any length are transmitted and received 0 = Huge frames are not allowed for receive or transmit LENGTHCK: Frame Length checking bit bit 1 1 = Both transmit and receive frame lengths are compared to the Length/Type field. If the Length/Type field represents a length then the check is performed. Mismatches are reported on the transmit/receive statistics vector. 0 = Length/Type field check is not performed bit 0 FULLDPLX: Full-Duplex Operation bit 1 = The MAC operates in Full-Duplex mode 0 = The MAC operates in Half-Duplex mode
- Note 1: Table 25-6 provides a description of the pad function based on the configuration of this register.
 - 2: This bit is ignored if the PADENABLE bit is cleared.
 - **3:** This bit is used in conjunction with the AUTOPAD and VLANPAD bits.

Note: Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware

TABLE 25-6:PAD OPERATION

Туре	AUTOPAD	VLANPAD	PADENABLE	Action
Any	x	x	0	No pad, check CRC
Any	0	0	1	Pad to 60 Bytes, append CRC
Any	x	1	1	Pad to 64 Bytes, append CRC
Any	1	0	1 If untagged: Pad to 60 Bytes, append 0 If VLAN tagged: Pad to 64 Bytes, apped	

REGISTER 25-33: EMAC1MADR: ETHERNET CONTROLLER MAC MII MANAGEMENT ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31.24	_	_	_	—		_	_	—		
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23.10	—	—	—	—	—	—	—	—		
15.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1		
15.0	—	—	—		PH	HYADDR<4:0	>			
7:0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7.0			_		REGADDR<4:0>					

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-13 Unimplemented: Read as '0'

- bit 12-8 **PHYADDR<4:0>:** MII Management PHY Address bits This field represents the 5-bit PHY Address field of Management cycles. Up to 31 PHYs can be addressed (0 is reserved).
- bit 7-5 Unimplemented: Read as '0'
- bit 4-0 **REGADDR<4:0>:** MII Management Register Address bits This field represents the 5-bit Register Address field of Management cycles. Up to 32 registers can be accessed.

Note: Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

REGISTER 25-34: EMAC1MWTD: ETHERNET CONTROLLER MAC MII MANAGEMENT WRITE DATA REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31.24		—	—		—		_	—			
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
23.10	—	—	—	—	—	-	—	—			
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
15.0		MWTD<15:8>									
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7.0				MWTD<7	:0>						

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 MWTD<15:0>: MII Management Write Data bits

When written, a MII Management write cycle is performed using the 16-bit data and the pre-configured PHY and Register addresses from the EMAC1MADR register.

Note: Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

REGISTER 25-35: EMAC1MRDD: ETHERNET CONTROLLER MAC MII MANAGEMENT READ DATA REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—	—	—	_	—
22:46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	—	—	—	_	—
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
10.0	5:8 MRDD<15:8>							
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0				MRDD	<7:0>			

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 MRDD<15:0>: MII Management Read Data bits

Following a MII Management Read Cycle, the 16-bit data can be read from this location.

Note: Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

The processor will exit, or 'wake-up', from Sleep mode on one of the following events:

- On any interrupt from an enabled source that is operating in Sleep mode. The interrupt priority must be greater than the current CPU priority.
- On any form of device Reset
- On a WDT time-out

If the interrupt priority is lower than or equal to the current priority, the CPU will remain Halted, but the PBCLK will start running and the device will enter into Idle mode.

28.3.2 IDLE MODE

In Idle mode, the CPU is Halted but the System Clock (SYSCLK) source is still enabled. This allows peripherals to continue operation when the CPU is Halted. Peripherals can be individually configured to Halt when entering Idle by setting their respective SIDL bit. Latency, when exiting Idle mode, is very low due to the CPU oscillator source remaining active.

- Note 1: Changing the PBCLK divider ratio requires recalculation of peripheral timing. For example, assume the UART is configured for 9600 baud with a PB clock ratio of 1:1 and a Posc of 8 MHz. When the PB clock divisor of 1:2 is used, the input frequency to the baud clock is cut in half; therefore, the baud rate is reduced to 1/2 its former value. Due to numeric truncation in calculations (such as the baud rate divisor), the actual baud rate may be a tiny percentage different than expected. For this reason, any timing calculation required for a peripheral should be performed with the new PB clock frequency instead of scaling the previous value based on a change in the PB divisor ratio.
 - 2: Oscillator start-up and PLL lock delays are applied when switching to a clock source that was disabled and that uses a crystal and/or the PLL. For example, assume the clock source is switched from Posc to LPRC just prior to entering Sleep in order to save power. No oscillator startup delay would be applied when exiting Idle. However, when switching back to Posc, the appropriate PLL and/or oscillator start-up/lock delays would be applied.

The device enters Idle mode when the SLPEN bit (OSCCON<4>) is clear and a WAIT instruction is executed.

The processor will wake or exit from Idle mode on the following events:

- On any interrupt event for which the interrupt source is enabled. The priority of the interrupt event must be greater than the current priority of the CPU. If the priority of the interrupt event is lower than or equal to current priority of the CPU, the CPU will remain Halted and the device will remain in Idle mode.
- · On any form of device Reset
- On a WDT time-out interrupt

28.3.3 PERIPHERAL BUS SCALING METHOD

Most of the peripherals on the device are clocked using the PBCLK. The Peripheral Bus (PB) can be scaled relative to the SYSCLK to minimize the dynamic power consumed by the peripherals. The PBCLK divisor is controlled by PBDIV<1:0> (OSCCON<20:19>), allowing SYSCLK to PBCLK ratios of 1:1, 1:2, 1:4 and 1:8. All peripherals using PBCLK are affected when the divisor is changed. Peripherals such as USB, interrupt controller, DMA, bus matrix and prefetch cache are clocked directly from SYSCLK. As a result, they are not affected by PBCLK divisor changes.

Changing the PBCLK divisor affects:

- The CPU to peripheral access latency. The CPU has to wait for next PBCLK edge for a read to complete. In 1:8 mode, this results in a latency of one to seven SYSCLKs.
- The power consumption of the peripherals. Power consumption is directly proportional to the frequency at which the peripherals are clocked. The greater the divisor, the lower the power consumed by the peripherals.

To minimize dynamic power, the PB divisor should be chosen to run the peripherals at the lowest frequency that provides acceptable system performance. When selecting a PBCLK divider, peripheral clock requirements, such as baud rate accuracy, should be taken into account. For example, the UART peripheral may not be able to achieve all baud rate values at some PBCLK divider depending on the SYSCLK value.

31.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

31.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

31.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

31.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a fullspeed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming[™] (ICSP[™]).

31.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

TABLE 32-6: DC CHARACTERISTICS: IDLE CURRENT (IIDLE) (CONTINUED)

DC CHARACT	ERISTICS		Standard C (unless oth Operating to	$\begin{array}{llllllllllllllllllllllllllllllllllll$	2.3V to 3.6V	trial mp			
Parameter No.	Typical ⁽²⁾	Max.	Units Conditions						
Idle Current (II	DLE) ⁽¹⁾ for Pl	C32MX534/5	64/664/764 F	Family Devices					
DC30a	1.5	5		-40°C, +25°C, +85°C		4 MHz			
DC30c	3.5	6	mA	+105⁰C		4 1011 12			
DC31a	7	11		-40°C, +25°C, +85°C		25 MHz (Note 3)			
DC32a	13	20	mA	-40°C, +25°C, +85°C	_	60 MHz (Note 3)			
DC33a	17	25	m۸	-40°C, +25°C, +85°C		80 MHz			
DC33c	20	27		+105⁰C		00 10112			
DC34c		40		-40°C					
DC34d		75		+25°C	2.21/				
DC34e	_	800	μΑ	μΑ	μΑ	μΑ	+85°C	2.3V	
DC34f		1000		+105⁰C					
DC35c	30			-40°C					
DC35d	55			+25°C	2 2\/	LPRC (31 kHz)			
DC35e	230	_	μΑ	+85°C	3.3V	(Note 3)			
DC35f	800			+105°C					
DC36c		43		-40°C					
DC36d		106		+25°C	2.6\/				
DC36e			μΑ	+85°C	3.0 V				
DC36f				+105°C					

Note 1: The test conditions for IIDLE current measurements are as follows:

- Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
- OSC2/CLKO is configured as an I/O input pin
- USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8
- CPU is in Idle mode, program Flash memory Wait states = 111, Program Cache and Prefetch are disabled and SRAM data memory Wait states = 1
- No peripheral modules are operating, (ON bit = 0)
- WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
- All I/O pins are configured as inputs and pulled to Vss
- $\overline{\text{MCLR}} = \text{VDD}$
- RTCC and JTAG are disabled
- 2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- 3: This parameter is characterized, but not tested in manufacturing.
- **4:** All parameters are characterized, but only those parameters listed for 4 MHz and 80 MHz are tested at 3.3V in manufacturing.

FIGURE 32-28: EJTAG TIMING CHARACTERISTICS



TABLE 32-43: EJTAG TIMING REQUIREMENTS

AC CHARACTERISTICS			Standa (unles: Operat	anditions: 2.3V to 3.6V ed) $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-Temp		
Param. No.	Symbol	Description ⁽¹⁾	Min.	Max.	Units	Conditions
EJ1	Ттсксус	TCK Cycle Time	25	—	ns	—
EJ2	Ттскнідн	TCK High Time	10		ns	_
EJ3	TTCKLOW	TCK Low Time	10	—	ns	
EJ4	TTSETUP	TAP Signals Setup Time Before Rising TCK	5	—	ns	_
EJ5	TTHOLD	TAP Signals Hold Time After Rising TCK	3		ns	_
EJ6	Ττροουτ	TDO Output Delay Time from Falling TCK	—	5	ns	_
EJ7	TTDOZSTATE	TDO 3-State Delay Time from Falling TCK	_	5	ns	_
EJ8	TTRSTLOW	TRST Low Time	25	—	ns	
EJ9	TRF	TAP Signals Rise/Fall Time, All Input and Output	_		ns	_

Note 1: These parameters are characterized, but not tested in manufacturing.

121-Ball Plastic Thin Profile Fine Pitch Ball Grid Array (BG) - 10x10x1.10 mm Body [TFBGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







DETAIL B

Units		MILLIMETERS		
Dimension	Dimension Limits		NOM	MAX
Number of Contacts	Ν	121		
Contact Pitch	е	0.80 BSC		
Overall Height	Α	1.00	1.10	1.20
Ball Height	A1	0.25	0.30	0.35
Overall Width	E	10.00 BSC		
Array Width	E1	8.00 BSC		
Overall Length	D	10.00 BSC		
Array Length	D1	8.00 BSC		
Contact Diameter	b	0.35	0.40	0.45

Notes:

- 1. Ball A1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 3. The outer rows and colums of balls are located with respect to datums A and B.
- 4. Ball interface to package body: 0.37mm nominal diameter.

Microchip Technology Drawing C04-148 Rev F Sheet 2 of 2

TABLE B-4: SECTION UPDATES (CONTINUED)

Section Name	Update Description		
7.0 "Interrupt Controller"	 Updated the following Interrupt Sources in Table 7-1: 		
	- Changed IC2AM – I2C4 Master Event to: IC4M – I2C4 Master Event		
	 Changed IC3AM – I2C5 Master Event to: IC5M – I2C4 Master Event 		
	- Changed U1E – UART1A Error to: U1E – UART1 Error		
	- Changed U4E – UART1B Error to: U4E – UART4 Error		
	- Changed U1RX – UART1A Receiver to: U1RX – UART1 Receiver		
	- Changed U4RX – UART1B Receiver to: U4RX – UART4 Receiver		
	- Changed U11X – UART1A Transmitter to: U11X – UART1 Transmitter		
	- Changed U41X - UARTIB Transmitter to: U41X - UART4 Transmitter		
	- Changed U6RX – UART2B End to: U6RX – UART6 Receiver		
	Changed U6TX – UART2B Receiver to: U6TX – UART6 Transmitter		
	- Changed USE – UART3B Error to: USE – UART5 Error		
	- Changed U5RX – UART3B Receiver to: U5RX – UART5 Receiver		
	- Changed U5TX – UART3B Transmitter to: U5TX – UART5 Transmitter		
1.0 "Oscillator Configuration"	Updated Figure 1-1		
1.0 "Output Compare"	Updated Figure 1-1		
1.0 "Ethernet Controller"	Added a note on using the Ethernet controller pins (see note above		
	Table 1-3)		
1.0 "Comparator Voltage Reference	Updated the note in Figure 1-1		
(CVREF)"			
1.0 "Special Features"	Updated the bit description for bit 10 in Register 1-2		
	Added notes 1 and 2 to Register 1-4		
1.0 "Electrical Characteristics"	Updated the Absolute Maximum Ratings:		
	 Voltage on any 5V tolerant pin with respect to Vss when VDD < 2.3V - 0.3V to +3.6V was updated 		
	 Voltage on VBUS with respect to VSS - 0.3V to +5.5V was added 		
	Updated the maximum value of DC16 as 2.1 in Table 1-4		
	Updated the Typical values for the following parameters: DC20b, DC20c, DC21c, DC22c and DC23c (see Table 1-5)		
	Updated Table 1-11:		
	 Removed the following DC Characteristics: Programming temperature 0°C ≤ TA ≤ +70°C (25°C recommended) 		
	• Updated the Minimum value for the Parameter number D131 as 2.3		
	 Removed the Conditions for the following Parameter numbers: D130, D131, D132, D135, D136 and D137 		
	Updated the condition for the parameter number D130a and D132a		
	Updated the Minimum, Typical and Maximum values for parameter D305 in Table 1-13		
	Added note 2 to Table 1-18		
	Updated the Minimum and Maximum values for parameter F20b (see Table 1-19)		
	Updated the following figures:		
	• Figure 1-4		
	• Figure 1-9		
	• Figure 1-22		
	• Figure 1-23		
Appendix A: "Migrating from PIC32MX3XX/4XX to PIC32MX5XX/ 6XX/7XX Devices"	Removed the A.3 Pin Assignments sub-section.		

EMAC1SA0 (Ethernet Controller MAC Station Address
EMAC1SA1 (Ethernet Controller MAC Station Address
EMAC1SA2 (Ethernet Controller MAC Station Address
EMAC1SUPP (Ethernet Controller MAC PHY Support) . 313
EMAC1TEST (Ethernet Controller MAC Test)
ETHCON1 (Ethernet Controller Control 1)
ETHCON2 (Ethernet Controller Control 2)
ETHFCSERR (Ethernet Controller Frame Check Se-
quence Error Statistics)
OK Statistics)
ETHFRMTXOK (Ethernet Controller Frames Transmit-
ted OK Statistics) 300
ETHHT0 (Ethernet Controller Hash Table 0)
ETHEN (Ethernet Controller Hash Table 1)
ETHIEN (Ethernet Controller Interrupt Enable)
ETHMCOLFRM (Ethernet Controller Multiple Collision
Frames Statistics) 302
ETHPM0 (Ethernet Controller Pattern Match Offset) 290
ETHPMCS (Ethernet Controller Pattern Match Check-
ETHRXEC (Ethernet Controller Receive Filter Configura-
tion)
ETHRXOVFLOW (Ethernet Controller Receive Overflow
Statistics)
ETHRXST (Ethernet Controller RX Packet Descriptor
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address) 287 ETHRXWM (Ethernet Controller Receive Watermarks) 293 ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics) 301 ETHSTAT (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller TX Packet Descriptor Start Address) 287 I2CxCON (I2C Control) 199 I2CxSTAT (I2C Status) 201 ICxCON (Input Capture 'x' Control) 183 IECx (Interrupt Enable Control) 91
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address) 287 ETHRXWM (Ethernet Controller Receive Watermarks) 293 ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics) 301 ETHSTAT (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller TX Packet Descriptor Start Address) 287 I2CxCON (I2C Control) 199 I2CxSTAT (I2C Status) 201 ICxCON (Input Capture 'x' Control) 183 IECx (Interrupt Enable Control) 91 INTCON (Interrupt Capture) 91
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address) 287 ETHRXWM (Ethernet Controller Receive Watermarks) 293 ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics) 301 ETHSTAT (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller TX Packet Descriptor Start Address) 287 I2CxCON (I2C Control) 199 I2CxSTAT (I2C Status) 201 ICxCON (Input Capture 'x' Control) 183 IECx (Interrupt Enable Control) 91 IFSx (Interrupt Flag Status) 91 INTCON (Interrupt Control) 89 INTSTAT (Interrupt Status) 90
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address) 287 ETHRXWM (Ethernet Controller Receive Watermarks) . 293 ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics) 301 ETHSTAT (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller TX Packet Descriptor Start Address) 287 I2CxCON (I2C Control) 199 I2CxSTAT (I2C Status) 201 ICxCON (Input Capture 'x' Control) 183 IECx (Interrupt Enable Control) 91 IFSx (Interrupt Flag Status) 91 INTCON (Interrupt Control) 89 INTSTAT (Interrupt Status) 90 IPCx (Interrupt Priority Control) 92
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address) 287 ETHRXWM (Ethernet Controller Receive Watermarks) . 293 ETHSCOLFRM (Ethernet Controller Receive Watermarks) . 301 ETHSTAT (Ethernet Controller Single Collision Frames Statistics) 301 ETHSTAT (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller TX Packet Descriptor Start Address) 287 I2CxCON (I2C Control) 199 I2CxSTAT (I2C Status) 201 ICxCON (Input Capture 'x' Control) 183 IECx (Interrupt Enable Control) 91 IFSx (Interrupt Flag Status) 91 INTCON (Interrupt Control) 89 INTSTAT (Interrupt Status) 90 IPCx (Interrupt Priority Control) 92 NVMADDR (Flash Address) 66
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address) 287 ETHRXWM (Ethernet Controller Receive Watermarks) 293 ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics) 301 ETHSTAT (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller TX Packet Descriptor Start Address) 287 I2CxCON (I2C Control) 199 I2CxSTAT (I2C Status) 201 ICxCON (Input Capture 'x' Control) 183 IECx (Interrupt Enable Control) 91 IFSx (Interrupt Flag Status) 91 INTCON (Interrupt Control) 89 INTSTAT (Interrupt Status) 90 IPCx (Interrupt Priority Control) 92 NVMADDR (Flash Address) 66 NVMCON (Programming Control) 65 NVMKEY (Programming Unlock) 66 NVMSRCADDR (Source Data Address) 67
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address) 287 ETHRXWM (Ethernet Controller Receive Watermarks) 293 ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics) 301 ETHSTAT (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller TX Packet Descriptor Start Address) 287 I2CxCON (I2C Control) 199 I2CxSTAT (I2C Status) 201 ICxCON (Input Capture 'x' Control) 183 IECx (Interrupt Enable Control) 91 IFSX (Interrupt Flag Status) 91 INTCON (Interrupt Status) 90 IPCx (Interrupt Priority Control) 92 NVMADDR (Flash Address) 66 NVMCON (Programming Control) 65 NVMKEY (Programming Unlock) 66 NVMSRCADDR (Source Data Address) 67 OCxCON (Output Compare 'x' Control) 187
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address) 287 ETHRXWM (Ethernet Controller Receive Watermarks) 293 ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics) 301 ETHSTAT (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller TX Packet Descriptor Start Address) 287 I2CxCON (I2C Control) 199 I2CxSTAT (I2C Status) 201 ICxCON (Input Capture 'x' Control) 183 IECx (Interrupt Enable Control) 91 IFSx (Interrupt Flag Status) 91 INTCON (Interrupt Control) 89 INTSTAT (Interrupt Status) 90 IPCx (Interrupt Priority Control) 92 NVMADDR (Flash Address) 66 NVMCON (Programming Control) 65 NVMADTA (Flash Program Data) 67 NVMKEY (Programming Unlock) 66 NVMSRCADDR (Source Data Address) 67 OCxCON (Output Compare 'x' Control) 187
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address) 287 ETHRXWM (Ethernet Controller Receive Watermarks) 293 ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics) 301 ETHSTAT (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller TX Packet Descriptor Start Address) 287 I2CxCON (I2C Control) 199 I2CxSTAT (I2C Status) 201 ICxCON (Input Capture 'x' Control) 183 IECx (Interrupt Enable Control) 91 IFSx (Interrupt Flag Status) 91 INTCON (Interrupt Control) 89 INTSTAT (Interrupt Status) 90 IPCx (Interrupt Priority Control) 92 NVMADDR (Flash Address) 66 NVMCON (Programming Control) 65 NVMKEY (Programming Unlock) 66 NVMSRCADDR (Source Data Address) 67 OSCCON (Oscillator Control) 97 OSCTUN (FRC Tuning) 100 PFABT (Prefetch Cache Abort Statistics) 110 PMADDR (Parallel Port Address) 217 PMAEN (Parallel Port Control) 218
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address) 287 ETHRXWM (Ethernet Controller Receive Watermarks) 293 ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics) 301 ETHSTAT (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller TX Packet Descriptor Start Address) 287 I2CxCON (I2C Control) 199 I2CxSTAT (I2C Status) 201 ICxCON (Input Capture 'x' Control) 183 IECx (Interrupt Enable Control) 91 INTCON (Interrupt Control) 89 INTCON (Interrupt Status) 90 IPCx (Interrupt Priority Control) 92 NVMADDR (Flash Address) 66 NVMCON (Programming Control) 65 NVMADR (Flash Program Data) 67 NVMKEY (Programming Unlock) 66 NVMSRCADDR (Source Data Address) 67 OSCCON (Oscillator Control) 97 OSCTUN (FRC Tuning) 100 PFABT (Prefetch Cache Abort Statistics) 110 PMADDR (Parallel Port Address) 217 PMAEN (Parallel Port Pont Enable) 213
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address) 287 ETHRXWM (Ethernet Controller Receive Watermarks) 293 ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics) 301 ETHSTAT (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller TX Packet Descriptor Start Address) 287 I2CxCON (I2C Control) 199 I2CxCON (Input Capture 'x' Control) 183 IECx (Interrupt Enable Control) 91 IFSx (Interrupt Flag Status) 91 INTCON (Interrupt Control) 89 INTSTAT (Interrupt Status) 90 IPCx (Interrupt Priority Control) 92 NVMADDR (Flash Address) 66 NVMCON (Programming Control) 92 NVMKEY (Programming Unlock) 66 NVMSRCADDR (Source Data Address) 67 OCXCON (Output Compare 'x' Control) 187 OSCCON (Oscillator Control) 97 OSCTUN (FRC Tuning) 100 PFABT (Prefetch Cache Abort Statistics) 110 PMADDR (Parallel Port Address) 213 PMCON (Parallel Port Mode) 213
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)

RTCCON (RTC Control)	223
RTCDATE (RTC Date Value)	228
RTCTIME (RTC Time Value)	227
SPIxCON (SPI Control)	191
SPIxSTAT (SPI Status)	193
T1CON (Type A Timer Control)	169
TPTMR (Temporal Proximity Timer)	. 90
TxCON (Type B Timer Control)	174
U1ADDR (USB Address)	150
U1BDTP1 (USB BDT Page 1)	152
U1BDTP2 (USB BDT Page 2)	153
U1BDTP3 (USB BDT Page 3)	153
U1CNFG1 (USB Configuration 1)	154
U1CON (USB Control)	148
U1EIE (USB Error Interrupt Enable)	146
U1EIR (USB Error Interrupt Status)	145
U1EP0-U1EP15 (USB Endpoint Control)	155
U1FRMH (USB Frame Number High)	151
U1FRML (USB Frame Number Low)	150
U1IE (USB Interrupt Enable)	144
U1IR (USB Interrupt)	143
U1OTGCON (USB OTG Control)	141
U1OTGIE (USB OTG Interrupt Enable)	139
U1OTGIR (USB OTG Interrupt Status)	138
U1OTGSTAT (USB OTG Status)	140
U1PWRC (USB Power Control)	142
U1SOF (USB SOF Threshold)	152
U1STAT (USB Status)	147
U1TOK (USB Token)	151
UxMODE (UARTx Mode)	207
UxSTA (UARTx Status and Control)	209
WDTCON (Watchdog Timer Control)	179
Resets	. 69
Revision History	420
RTCALRM (RTC ALARM Control)	225

S

Serial Peripheral Interface (SPI)	189
Software Simulator (MPLAB X SIM)	349
Special Features	333

т

Timer1 Module Timer2/3, Timer4/5 Modules Timing Diagrams	167 171
10-bit Analog-to-Digital Conversion (ASAM = 0.	SS-
RC<2:0> = 000)	392
10-bit Analog-to-Digital Conversion (ASAM = 1,	SS-
RC<2:0> = 111, SAMC<4:0> = 00001)	393
CAN I/O	385
EJTAG	398
External Clock	366
I/O Characteristics	369
I2Cx Bus Data (Master Mode)	381
I2Cx Bus Data (Slave Mode)	383
I2Cx Bus Start/Stop Bits (Master Mode)	381
I2Cx Bus Start/Stop Bits (Slave Mode)	383
Input Capture (CAPx)	374
OCx/PWM	375
Output Compare (OCx)	374
Parallel Master Port Read	395
Parallel Master Port Write	396
Parallel Slave Port	394
SPIx Master Mode (CKE = 0)	376
SPIx Master Mode (CKE = 1)	377
SPIx Slave Mode (CKE = 0)	378