



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | MIPS32® M4K™ |
| Core Size | 32-Bit Single-Core |
| Speed | 80MHz |
| Connectivity | CANbus, I ² C, SPI, UART/USART, USB OTG |
| Peripherals | Brown-out Detect/Reset, DMA, POR, PWM, WDT |
| Number of I/O | - |
| Program Memory Size | 512KB (512K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 64K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.3V ~ 3.6V |
| Data Converters | A/D 16x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 121-TFBGA |
| Supplier Device Package | 121-TFBGA (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic32mx575f512lt-80v-bg |

PIC32MX5XX/6XX/7XX

TABLE 3: PIC32MX7XX USB, ETHERNET, AND CAN FEATURES

| USB, Ethernet, and CAN | | | | | | | | | | | | | | | | | |
|------------------------|------|-------------------------|------------------|-----|----------|-----|------------------------|--|-----------------------|--------------------|---------------------------------|------------------------------|-------------|---------|------|-------|-------------------------|
| Device | Pins | Program Memory (KB) | Data Memory (KB) | USB | Ethernet | CAN | Timers/Capture/Compare | DMA Channels (Programmable/Dedicated) | UART ^(2,3) | SPI ⁽³⁾ | I ² C ⁽³⁾ | 10-bit 1 Msps ADC (Channels) | Comparators | PMP/PSP | JTAG | Trace | Packages ⁽⁴⁾ |
| PIC32MX764F128H | 64 | 128 + 12 ⁽¹⁾ | 32 | 1 | 1 | 1 | 5/5/5 | 4/8 | 6 | 3 | 4 | 16 | 2 | Yes | Yes | No | PT, MR |
| PIC32MX775F256H | 64 | 256 + 12 ⁽¹⁾ | 64 | 1 | 1 | 2 | 5/5/5 | 8/8 | 6 | 3 | 4 | 16 | 2 | Yes | Yes | No | PT, MR |
| PIC32MX775F512H | 64 | 512 + 12 ⁽¹⁾ | 64 | 1 | 1 | 2 | 5/5/5 | 8/8 | 6 | 3 | 4 | 16 | 2 | Yes | Yes | No | PT, MR |
| PIC32MX795F512H | 64 | 512 + 12 ⁽¹⁾ | 128 | 1 | 1 | 2 | 5/5/5 | 8/8 | 6 | 3 | 4 | 16 | 2 | Yes | Yes | No | PT, MR |
| PIC32MX764F128L | 100 | 128 + 12 ⁽¹⁾ | 32 | 1 | 1 | 1 | 5/5/5 | 4/6 | 6 | 4 | 5 | 16 | 2 | Yes | Yes | Yes | PT,PF, BG |
| PIC32MX775F256L | 100 | 256 + 12 ⁽¹⁾ | 64 | 1 | 1 | 2 | 5/5/5 | 8/8 | 6 | 4 | 5 | 16 | 2 | Yes | Yes | Yes | PT,PF, BG |
| PIC32MX775F512L | 100 | 512 + 12 ⁽¹⁾ | 64 | 1 | 1 | 2 | 5/5/5 | 8/8 | 6 | 4 | 5 | 16 | 2 | Yes | Yes | Yes | PT,PF, BG |
| PIC32MX795F512L | 100 | 512 + 12 ⁽¹⁾ | 128 | 1 | 1 | 2 | 5/5/5 | 8/8 | 6 | 4 | 5 | 16 | 2 | Yes | Yes | Yes | PT,PF, BG, TL |

Legend: PF, PT = TQFP MR = QFN BG = TFBGA TL = VTLA⁽⁵⁾

Note 1: This device features 12 KB boot Flash memory.

2: CTS and RTS pins may not be available for all UART modules. Refer to the “**Device Pin Tables**” section for more information.

3: Some pins between the UART, SPI and I²C modules may be shared. Refer to the “**Device Pin Tables**” section for more information.

4: Refer to **Section 34.0 “Packaging Information”** for more information.

5: 100-pin devices other than those listed here are available in the VTLA package upon request. Please contact your local Microchip Sales Office for details.

FIGURE 4-2: MEMORY MAP ON RESET FOR PIC32MX534F064H AND PIC32MX534F064L DEVICES




TABLE 7-3: INTERRUPT REGISTER MAP FOR PIC32MX664F064H, PIC32MX664F128H, PIC32MX675F256H, PIC32MX675F512H AND PIC32MX695F512H DEVICES

| Virtual Address (BF88..#) | Register Name ⁽¹⁾ | Bit Range | Bits | | | | | | | | | | | | | | | | All Resets | |
|------------------------------|---------------------------------|-----------|-------------|---------|---------|-------------------------------|-------------------------------|-------------------------------|-------------------------------|-----------------------------|-------------------------------|-------------------------------|-----------------------------|-----------------------|--------|--------|------------|--------|------------|--------|
| | | | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 | | |
| 1000 | INTCON | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | SS0 | 0000 | | |
| | | 15:0 | — | — | — | MVEC | — | TPC<2:0> | | | | — | — | — | INT4EP | INT3EP | INT2EP | INT1EP | INT0EP | 0000 |
| 1010 | INTSTAT ⁽³⁾ | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 | |
| | | 15:0 | — | — | — | — | — | SRIPL<2:0> | | | | — | — | VEC<5:0> | | | | 0000 | | |
| 1020 | IPTMR | 31:16 | IPTMR<31:0> | | | | | | | | | | | | | | | | 0000 | |
| | | 15:0 | | | | | | | | | | | | | | | | | 0000 | |
| 1030 | IFS0 | 31:16 | I2C1MIF | I2C1SIF | I2C1BIF | U1TXIF SPI3TXIF I2C3MIF | U1RXIF SPI3RXIF I2C3SIF | U1EIF SPI3EIF I2C3BIF | — | — | — | OC5IF | IC5IF | T5IF | INT4IF | OC4IF | IC4IF | T4IF | 0000 | |
| | | 15:0 | INT3IF | OC3IF | IC3IF | T3IF | INT2IF | OC2IF | IC2IF | T2IF | INT1IF | OC1IF | IC1IF | T1IF | INT0IF | CS1IF | CS0IF | CTIF | 0000 | |
| | | 31:16 | IC3EIF | IC2EIF | IC1EIF | ETHIF | — | — | USBIF | FCEIF | DMA7IF ⁽²⁾ | DMA6IF ⁽²⁾ | DMA5IF ⁽²⁾ | DMA4IF ⁽²⁾ | DMA3IF | DMA2IF | DMA1IF | DMA0IF | 0000 | |
| 1040 | IFS1 | 15:0 | RTCCIF | FSCMIF | — | — | — | U2TXIF SPI4TXIF I2C5MIF | U2RXIF SPI4RXIF I2C5SIF | U2EIF SPI4EIF I2C5BIF | U3TXIF SPI2TXIF I2C4MIF | U3RXIF SPI2RXIF I2C4SIF | U3EIF SPI2EIF I2C4BIF | CMP2IF | CMP1IF | PMPIF | AD1IF | CNIF | 0000 | |
| | | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 | |
| | | 15:0 | — | — | — | — | — | — | U5TXIF | U5RXIF | U5EIF | U6TXIF | U6RXIF | U6EIF | U4TXIF | U4RXIF | U4EIF | PMPEIF | IC5EIF | IC4EIF |
| 1060 | IEC0 | 31:16 | I2C1MIE | I2C1SIE | I2C1BIE | U1TXIE SPI3TXIE I2C3MIE | U1RXIE SPI3RXIE I2C3SIE | U1EIE SPI3EIE I2C3BIE | — | — | — | OC5IE | IC5IE | T5IE | INT4IE | OC4IE | IC4IE | T4IE | 0000 | |
| | | 15:0 | INT3IE | OC3IE | IC3IE | T3IE | INT2IE | OC2IE | IC2IE | T2IE | INT1IE | OC1IE | IC1IE | T1IE | INT0IE | CS1IE | CS0IE | CTIE | 0000 | |
| | | 31:16 | IC3EIE | IC2EIE | IC1EIE | ETHIE | — | — | USBIE | FCEIE | DMA7IE ⁽²⁾ | DMA6IE ⁽²⁾ | DMA5IE ⁽²⁾ | DMA4IE ⁽²⁾ | DMA3IE | DMA2IE | DMA1IE | DMA0IE | 0000 | |
| 1070 | IEC1 | 15:0 | RTCCIE | FSCMIE | — | — | — | U2TXIE SPI4TXIE I2C5MIE | U2RXIE SPI4RXIE I2C5SIE | U2EIE SPI4EIE I2C5BIE | U3TXIE SPI2TXIE I2C4MIE | U3RXIE SPI2RXIE I2C4SIE | U3EIE SPI2EIE I2C4BIE | CMP2IE | CMP1IE | PMPIE | AD1IE | CNIE | 0000 | |
| | | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 | |
| | | 15:0 | — | — | — | — | — | — | U5TXIE | U5RXIE | U5EIE | U6TXIE | U6RXIE | U6EIE | U4TXIE | U4RXIE | U4EIE | PMPEIE | IC5EIE | IC4EIE |
| 1090 | IPC0 | 31:16 | — | — | — | — | INT0IP<2:0> | INT0IS<1:0> | | | — | — | — | CS1IP<2:0> | | | CS1IS<1:0> | | | 0000 |
| | | 15:0 | — | — | — | — | CS0IP<2:0> | CS0IS<1:0> | | | — | — | — | CTIP<2:0> | | | CTIS<1:0> | | | 0000 |
| 10A0 | IPC1 | 31:16 | — | — | — | — | INT1IP<2:0> | INT1IS<1:0> | | | — | — | — | OC1IP<2:0> | | | OC1IS<1:0> | | | 0000 |
| | | 15:0 | — | — | — | — | IC1IP<2:0> | IC1IS<1:0> | | | — | — | — | T1IP<2:0> | | | T1IS<1:0> | | | 0000 |
| 10B0 | IPC2 | 31:16 | — | — | — | — | INT2IP<2:0> | INT2IS<1:0> | | | — | — | — | OC2IP<2:0> | | | OC2IS<1:0> | | | 0000 |
| | | 15:0 | — | — | — | — | IC2IP<2:0> | IC2IS<1:0> | | | — | — | — | T2IP<2:0> | | | T2IS<1:0> | | | 0000 |
| 10C0 | IPC3 | 31:16 | — | — | — | — | INT3IP<2:0> | INT3IS<1:0> | | | — | — | — | OC3IP<2:0> | | | OC3IS<1:0> | | | 0000 |
| | | 15:0 | — | — | — | — | IC3IP<2:0> | IC3IS<1:0> | | | — | — | — | T3IP<2:0> | | | T3IS<1:0> | | | 0000 |

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

- Note** 1: Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC respectively. See **Section 12.1.1 “CLR, SET and INV Registers”** for more information.
- 2: These bits are not available on PIC32MX664 devices.
- 3: This register does not have associated CLR, SET, and INV registers.

TABLE 7-6: INTERRUPT REGISTER MAP FOR PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256L, PIC32MX675F512L AND PIC32MX695F512L DEVICES

| Virtual Address (BF88-#) | Register Name ⁽¹⁾ | Bit Range | Bits | | | | | | | | | | | | | | | | All Resets |
|-----------------------------|---------------------------------|-----------|-------------|---------|----------|-------------|---------|------------|-------------|----------|-----------------------|-----------------------|-----------------------|-----------------------|--------|--------|------------|--------|------------|
| | | | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 | |
| 1000 | INTCON | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | SS0 | 0000 |
| | | 15:0 | — | — | — | MVEC | — | TPC<2:0> | | | — | — | — | INT4EP | INT3EP | INT2EP | INT1EP | INT0EP | 0000 |
| 1010 | INTSTAT ⁽³⁾ | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 |
| | | 15:0 | — | — | — | — | — | SRIPL<2:0> | | | — | — | VEC<5:0> | | | | | | 0000 |
| 1020 | IPTMR | 31:16 | IPTMR<31:0> | | | | | | | | | | | | | | | | 0000 |
| | | 15:0 | | | | | | | | | | | | | | | | | |
| 1030 | IFS0 | 31:16 | I2C1MIF | I2C1SIF | I2C1BIF | U1TXIF | U1RXIF | U1EIF | SPI1TXIF | SPI1RXIF | SPI1EIF | OC5IF | IC5IF | T5IF | INT4IF | OC4IF | IC4IF | T4IF | 0000 |
| | | SPI3TXIF | SPI3RXIF | SPI3EIF | SPI4TXIF | SPI4RXIF | SPI4BIF | 0000 | | | | | | | | | | | |
| | | 15:0 | INT3IF | OC3IF | IC3IF | T3IF | INT2IF | OC2IF | | | | | | | | | | | IC2IF |
| 1040 | IFS1 | 31:16 | IC3EIF | IC2EIF | IC1EIF | ETHIF | — | — | USBIF | FCEIF | DMA7IF ⁽²⁾ | DMA6IF ⁽²⁾ | DMA5IF ⁽²⁾ | DMA4IF ⁽²⁾ | DMA3IF | DMA2IF | DMA1IF | DMA0IF | 0000 |
| | | 15:0 | RTCCIF | FSCMIF | I2C2MIF | I2C2SIF | I2C2BIF | U2TXIF | U2RXIF | U2EIF | U3TXIF | U3RXIF | U3EIF | CMP2IF | CMP1IF | PMPIF | AD1IF | CNIF | 0000 |
| | | I2C5MIF | I2C5SIF | I2C5BIF | I2C4MIF | I2C4SIF | I2C4BIF | 0000 | | | | | | | | | | | |
| 1050 | IFS2 | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 |
| | | 15:0 | — | — | — | — | — | U5TXIF | U5RXIF | U5EIF | U6TXIF | U6RXIF | U6EIF | U4TXIF | U4RXIF | U4EIF | PMPEIF | IC5EIF | IC4EIF |
| 1060 | IEC0 | 31:16 | I2C1MIE | I2C1SIE | I2C1BIE | U1TXIE | U1RXIE | U1EIE | SPI1TXIE | SPI1RXIE | SPI1EIE | OC5IE | IC5IE | T5IE | INT4IE | OC4IE | IC4IE | T4IE | 0000 |
| | | SPI3TXIE | SPI3RXIE | SPI3EIE | SPI4TXIE | SPI4RXIE | SPI4BIE | 0000 | | | | | | | | | | | |
| | | 15:0 | INT3IE | OC3IE | IC3IE | T3IE | INT2IE | OC2IE | | | | | | | | | | | IC2IE |
| 1070 | IEC1 | 31:16 | IC3EIE | IC2EIE | IC1EIE | ETHIE | — | — | USBIE | FCEIE | DMA7IE ⁽²⁾ | DMA6IE ⁽²⁾ | DMA5IE ⁽²⁾ | DMA4IE ⁽²⁾ | DMA3IE | DMA2IE | DMA1IE | DMA0IE | 0000 |
| | | 15:0 | RTCCIE | FSCMIE | I2C2MIE | I2C2SIE | I2C2BIE | U2TXIE | U2RXIE | U2EIE | U3TXIE | U3RXIE | U3EIE | CMP2IE | CMP1IE | PMPIE | AD1IE | CNIE | 0000 |
| | | SPI4TXIE | SPI4RXIE | SPI4EIE | SPI2TXIE | SPI2RXIE | SPI2EIE | I2C5MIE | I2C5SIE | I2C5BIE | I2C4MIE | I2C4SIE | I2C4BIE | | | | | | 0000 |
| 1080 | IEC2 | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 |
| | | 15:0 | — | — | — | — | — | U5TXIE | U5RXIE | U5EIE | U6TXIE | U6RXIE | U6EIE | U4TXIE | U4RXIE | U4EIE | PMPEIE | IC5EIE | IC4EIE |
| 1090 | IPC0 | 31:16 | — | — | — | INT0IP<2:0> | | | INT0IS<1:0> | | | — | — | CS1IP<2:0> | | | CS1IS<1:0> | | 0000 |
| | | 15:0 | — | — | — | CS0IP<2:0> | | | CS0IS<1:0> | | | — | — | CTIP<2:0> | | | CTIS<1:0> | | 0000 |
| 10A0 | IPC1 | 31:16 | — | — | — | INT1IP<2:0> | | | INT1IS<1:0> | | | — | — | OC1IP<2:0> | | | OC1IS<1:0> | | 0000 |
| | | 15:0 | — | — | — | IC1IP<2:0> | | | IC1IS<1:0> | | | — | — | T1IP<2:0> | | | T1IS<1:0> | | 0000 |
| 10B0 | IPC2 | 31:16 | — | — | — | INT2IP<2:0> | | | INT2IS<1:0> | | | — | — | OC2IP<2:0> | | | OC2IS<1:0> | | 0000 |
| | | 15:0 | — | — | — | IC2IP<2:0> | | | IC2IS<1:0> | | | — | — | T2IP<2:0> | | | T2IS<1:0> | | 0000 |
| 10C0 | IPC3 | 31:16 | — | — | — | INT3IP<2:0> | | | INT3IS<1:0> | | | — | — | OC3IP<2:0> | | | OC3IS<1:0> | | 0000 |
| | | 15:0 | — | — | — | IC3IP<2:0> | | | IC3IS<1:0> | | | — | — | T3IP<2:0> | | | T3IS<1:0> | | 0000 |

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

- Note** 1: Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See **Section 12.1.1 “CLR, SET and INV Registers”** for more information.
- 2: These bits are not available on PIC32MX664 devices.
- 3: This register does not have associated CLR, SET, and INV registers.

TABLE 7-6: INTERRUPT REGISTER MAP FOR PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256L, PIC32MX675F512L AND PIC32MX695F512L DEVICES (CONTINUED)

| Virtual Address (BF88_#) | Register Name ⁽¹⁾ | Bit Range | Bits | | | | | | | | | | | | | | | | All Resets | | |
|-----------------------------|---------------------------------|-----------|-------|-------|-------|----------------------------|-------|-------|----------------------------|------|------|------|------|------|----------------------------|------|------|----------------------------|------------|------|--|
| | | | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 | | | |
| 10D0 | IPC4 | 31:16 | — | — | — | INT4IP<2:0> | | | INT4IS<1:0> | | | — | — | — | OC4IP<2:0> | | | OC4IS<1:0> | | 0000 | |
| | | 15:0 | — | — | — | IC4IP<2:0> | | | IC4IS<1:0> | | | — | — | — | T4IP<2:0> | | | T4IS<1:0> | | 0000 | |
| 10E0 | IPC5 | 31:16 | — | — | — | SPI1IP<2:0> | | | SPI1IS<1:0> | | | — | — | — | OC5IP<2:0> | | | OC5IS<1:0> | | 0000 | |
| | | 15:0 | — | — | — | IC5IP<2:0> | | | IC5IS<1:0> | | | — | — | — | T5IP<2:0> | | | T5IS<1:0> | | 0000 | |
| 10F0 | IPC6 | 31:16 | — | — | — | AD1IP<2:0> | | | AD1IS<1:0> | | | — | — | — | CNIP<2:0> | | | CNIS<1:0> | | 0000 | |
| | | 15:0 | — | — | — | I2C1IP<2:0> | | | I2C1IS<1:0> | | | — | — | — | U1IP<2:0> | | | U1IS<1:0> | | 0000 | |
| | | | | | | | | | | | | | | | SPI3IP<2:0> | | | SPI3IS<1:0> | | | |
| | | | | | | | | | | | | | | | I2C3IP<2:0> | | | I2C3IS<1:0> | | | |
| 1100 | IPC7 | 31:16 | — | — | — | U3IP<2:0> | | | U3IS<1:0> | | | — | — | — | CMP2IP<2:0> | | | CMP2IS<1:0> | | 0000 | |
| | | | | | | SPI2IP<2:0> | | | SPI2IS<1:0> | | | | | | | | | | | | |
| | | | | | | I2C4IP<2:0> | | | I2C4IS<1:0> | | | | | | | | | | | | |
| | | 15:0 | — | — | — | CMP1IP<2:0> | | | CMP1IS<1:0> | | | — | — | — | PMPIP<2:0> | | | PMPIS<1:0> | | 0000 | |
| 1110 | IPC8 | 31:16 | — | — | — | RTCCIP<2:0> | | | RTCCIS<1:0> | | | — | — | — | FSCMIP<2:0> | | | FSCMIS<1:0> | | 0000 | |
| | | 15:0 | — | — | — | I2C2IP<2:0> | | | I2C2IS<1:0> | | | — | — | — | U2IP<2:0> | | | U2IS<1:0> | | 0000 | |
| | | | | | | | | | | | | | | | SPI4IP<2:0> | | | SPI4IS<1:0> | | | |
| | | | | | | | | | | | | | | | I2C5IP<2:0> | | | I2C5IS<1:0> | | | |
| 1120 | IPC9 | 31:16 | — | — | — | DMA3IP<2:0> | | | DMA3IS<1:0> | | | — | — | — | DMA2IP<2:0> | | | DMA2IS<1:0> | | 0000 | |
| | | 15:0 | — | — | — | DMA1IP<2:0> | | | DMA1IS<1:0> | | | — | — | — | DMA0IP<2:0> | | | DMA0IS<1:0> | | 0000 | |
| 1130 | IPC10 | 31:16 | — | — | — | DMA7IP<2:0> ⁽²⁾ | | | DMA7IS<1:0> ⁽²⁾ | | | — | — | — | DMA6IP<2:0> ⁽²⁾ | | | DMA6IS<1:0> ⁽²⁾ | | 0000 | |
| | | 15:0 | — | — | — | DMA5IP<2:0> ⁽²⁾ | | | DMA5IS<1:0> ⁽²⁾ | | | — | — | — | DMA4IP<2:0> ⁽²⁾ | | | DMA4IS<1:0> ⁽²⁾ | | 0000 | |
| 1140 | IPC11 | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 | | |
| | | 15:0 | — | — | — | USBIP<2:0> | | | USBIS<1:0> | | | — | — | — | FCEIP<2:0> | | | FCEIS<1:0> | | 0000 | |
| 1150 | IPC12 | 31:16 | — | — | — | U5IP<2:0> | | | U5IS<1:0> | | | — | — | — | U6IP<2:0> | | | U6IS<1:0> | | 0000 | |
| | | 15:0 | — | — | — | U4IP<2:0> | | | U4IS<1:0> | | | — | — | — | ETHIP<2:0> | | | ETHIS<1:0> | | 0000 | |

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See **Section 12.1.1 "CLR, SET and INV Registers"** for more information.

2: These bits are not available on PIC32MX664 devices.

3: This register does not have associated CLR, SET, and INV registers.

PIC32MX5XX/6XX/7XX

REGISTER 8-2: OSCTUN: FRC TUNING REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|-------------------------|----------------|----------------|----------------|---------------|---------------|
| 31:24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| | — | — | — | — | — | — | — | — |
| 23:16 | U-0 | R-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| | — | — | — | — | — | — | — | — |
| 15:8 | U-0 | R-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| | — | — | — | — | — | — | — | — |
| 7:0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | — | — | TUN<5:0> ⁽¹⁾ | | | | | |

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-6 **Unimplemented:** Read as '0'

bit 5-0 **TUN<5:0>:** FRC Oscillator Tuning bits⁽¹⁾

100000 = Center frequency -12.5% for PIC32MX575/595/675/695/775/795 devices

100000 = Center frequency -1.5% for PIC32MX534/564/664/764 devices

100001 =

•

•

•

111111 =

000000 = Center frequency; Oscillator runs at nominal frequency (8 MHz)

000001 =

•

•

•

011110 =

011111 = Center frequency +12.5% for PIC32MX575/595/675/695/775/795 devices

011111 = Center frequency +1.5% for PIC32MX534/564/664/764 devices

Note 1: OSCTUN functionality has been provided to help customers compensate for temperature effects on the FRC frequency over a wide range of temperatures. The tuning step size is an approximation, and is neither characterized nor tested.

Note: Writes to this register require an unlock sequence. Refer to **Section 6. "Oscillator"** (DS60001112) in the "PIC32 Family Reference Manual" for details.

REGISTER 10-9: DCHxINT: DMA CHANNEL 'x' INTERRUPT CONTROL REGISTER (CONTINUED)

- bit 5 **CHDDIF:** Channel Destination Done Interrupt Flag bit
 1 = Channel Destination Pointer has reached end of destination (CHDPTR = CHDSIZ)
 0 = No interrupt is pending
- bit 4 **CHDHIF:** Channel Destination Half Full Interrupt Flag bit
 1 = Channel Destination Pointer has reached midpoint of destination (CHDPTR = CHDSIZ/2)
 0 = No interrupt is pending
- bit 3 **CHBCIF:** Channel Block Transfer Complete Interrupt Flag bit
 1 = A block transfer has been completed (the larger of CHSSIZ/CHDSIZ bytes has been transferred), or a
 pattern match event occurs
 0 = No interrupt is pending
- bit 2 **CHCCIF:** Channel Cell Transfer Complete Interrupt Flag bit
 1 = A cell transfer has been completed (CHCSIZ bytes have been transferred)
 0 = No interrupt is pending
- bit 1 **CHTAIF:** Channel Transfer Abort Interrupt Flag bit
 1 = An interrupt matching CHAIRQ has been detected and the DMA transfer has been aborted
 0 = No interrupt is pending
- bit 0 **CHERIF:** Channel Address Error Interrupt Flag bit
 1 = A channel address error has been detected (either the source or the destination address is invalid)
 0 = No interrupt is pending

PIC32MX5XX/6XX/7XX

REGISTER 19-2: I2CxSTAT: I²C STATUS REGISTER (CONTINUED)

- bit 5 **D_A:** Data/Address bit (when operating as I²C slave)
This bit is cleared by hardware upon a device address match, and is set by hardware by reception of the slave byte.
1 = Indicates that the last byte received was data
0 = Indicates that the last byte received was device address
- bit 4 **P:** Stop bit
This bit is set or cleared by hardware when a Start, Repeated Start, or Stop condition is detected.
1 = Indicates that a Stop bit has been detected last
0 = Stop bit was not detected last
- bit 3 **S:** Start bit
This bit is set or cleared by hardware when a Start, Repeated Start, or Stop condition is detected.
1 = Indicates that a Start (or Repeated Start) bit has been detected last
0 = Start bit was not detected last
- bit 2 **R_W:** Read/Write Information bit (when operating as I²C slave)
This bit is set or cleared by hardware after reception of an I²C device address byte.
1 = Read – indicates data transfer is output from slave
0 = Write – indicates data transfer is input to slave
- bit 1 **RBF:** Receive Buffer Full Status bit
This bit is set by hardware when the I2CxRCV register is written with a received byte, and is cleared by hardware when software reads I2CxRCV.
1 = Receive complete, I2CxRCV is full
0 = Receive not complete, I2CxRCV is empty
- bit 0 **TBF:** Transmit Buffer Full Status bit
This bit is set by hardware when software writes to the I2CxTRN register, and is cleared by hardware upon completion of data transmission.
1 = Transmit in progress, I2CxTRN is full
0 = Transmit complete, I2CxTRN is empty

22.0 REAL-TIME CLOCK AND CALENDAR (RTCC)


Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 29. “Real-Time Clock and Calendar (RTCC)”** (DS60001125) in the “PIC32 Family Reference Manual”, which is available from the Microchip web site (www.microchip.com/PIC32).

The PIC32 RTCC module is intended for applications in which accurate time must be maintained for extended periods of time with minimal or no CPU intervention. Low-power optimization provides extended battery lifetime while keeping track of time. A simplified block diagram of the RTCC module is illustrated in Figure 22-1.

Key features of the RTCC module include:

- Time: hours, minutes and seconds
- 24-hour format (military time)
- Visibility of one-half second period
- Provides calendar: Weekday, date, month and year
- Alarm intervals are configurable for half of a second, one second, 10 seconds, one minute, 10 minutes, one hour, one day, one week, one month and one year
- Alarm repeat with decrementing counter
- Alarm with indefinite repeat: Chime
- Year range: 2000 to 2099
- Leap year correction
- BCD format for smaller firmware overhead
- Optimized for long-term battery operation
- Fractional second synchronization
- User calibration of the clock crystal frequency with auto-adjust
- Calibration range: ± 0.66 seconds error per month
- Calibrates up to 260 ppm of crystal error
- Requirements: External 32.768 kHz clock crystal
- Alarm pulse or seconds clock output on RTCC pin

FIGURE 22-1: RTCC BLOCK DIAGRAM



REGISTER 24-1: CiCON: CAN MODULE CONTROL REGISTER (CONTINUED)

- bit 13 **SIDLE:** CAN Stop in Idle bit
 1 = CAN Stops operation when system enters Idle mode
 0 = CAN continues operation when system enters Idle mode
- bit 12 **Unimplemented:** Read as '0'
- bit 11 **CANBUSY:** CAN Module is Busy bit
 1 = The CAN module is active
 0 = The CAN module is completely disabled
- bit 10-5 **Unimplemented:** Read as '0'
- bit 4-0 **DNCNT<4:0>:** Device Net Filter Bit Number bits
 10011-11111 = Invalid Selection (compare up to 18-bits of data with EID)
 10010 = Compare up to data byte 2 bit 6 with EID17 (CiRXFn<17>)
 •
 •
 •
 00001 = Compare up to data byte 0 bit 7 with EID0 (CiRXFn<0>)
 00000 = Do not compare data bytes

Note 1: If the user application clears this bit, it may take a number of cycles before the CAN module completes the current transaction and responds to this request. The user application should poll the CANBUSY bit to verify that the request has been honored.

REGISTER 24-11: CifLTCON1: CAN FILTER CONTROL REGISTER 1 (CONTINUED)

bit 15 **FLTEN5**: Filter 17 Enable bit

1 = Filter is enabled

0 = Filter is disabled

bit 14-13 **MSEL5<1:0>**: Filter 5 Mask Select bits

11 = Acceptance Mask 3 selected

10 = Acceptance Mask 2 selected

01 = Acceptance Mask 1 selected

00 = Acceptance Mask 0 selected

bit 12-8 **FSEL5<4:0>**: FIFO Selection bits

11111 = Message matching filter is stored in FIFO buffer 31

11110 = Message matching filter is stored in FIFO buffer 30

•
•
•

00001 = Message matching filter is stored in FIFO buffer 1

00000 = Message matching filter is stored in FIFO buffer 0

bit 7 **FLTEN4**: Filter 4 Enable bit

1 = Filter is enabled

0 = Filter is disabled

bit 6-5 **MSEL4<1:0>**: Filter 4 Mask Select bits

11 = Acceptance Mask 3 selected

10 = Acceptance Mask 2 selected

01 = Acceptance Mask 1 selected

00 = Acceptance Mask 0 selected

bit 4-0 **FSEL4<4:0>**: FIFO Selection bits

11111 = Message matching filter is stored in FIFO buffer 31

11110 = Message matching filter is stored in FIFO buffer 30

•
•
•

00001 = Message matching filter is stored in FIFO buffer 1

00000 = Message matching filter is stored in FIFO buffer 0

| |
|---|
| Note: The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'. |
|---|

PIC32MX5XX/6XX/7XX

REGISTER 24-18: CiRXFn: CAN ACCEPTANCE FILTER 'n' REGISTER 7 (n = 0 THROUGH 31)

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | SID<10:3> | | | | | | | |
| 23:16 | R/W-x | R/W-x | R/W-x | U-0 | R/W-0 | U-0 | R/W-x | R/W-x |
| | SID<2:0> | | | — | EXID | — | EID<17:16> | |
| 15:8 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | EID<15:8> | | | | | | | |
| 7:0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | EID<7:0> | | | | | | | |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

- bit 31-21 **SID<10:0>**: Standard Identifier bits
1 = Message address bit SIDx must be '1' to match filter
0 = Message address bit SIDx must be '0' to match filter
- bit 20 **Unimplemented**: Read as '0'
- bit 19 **EXID**: Extended Identifier Enable bits
1 = Match only messages with extended identifier addresses
0 = Match only messages with standard identifier addresses
- bit 18 **Unimplemented**: Read as '0'
- bit 17-0 **EID<17:0>**: Extended Identifier bits
1 = Message address bit EIDx must be '1' to match filter
0 = Message address bit EIDx must be '0' to match filter

Note: This register can only be modified when the filter is disabled (FLTENn = 0).

PIC32MX5XX/6XX/7XX

REGISTER 25-2: ETHCON2: ETHERNET CONTROLLER CONTROL REGISTER 2

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 31:24 | U-0 — | U-0 — | U-0 — | U-0 — | U-0 — | U-0 — | U-0 — | U-0 — |
| 23:16 | U-0 — | U-0 — | U-0 — | U-0 — | U-0 — | U-0 — | U-0 — | U-0 — |
| 15:8 | U-0 — | U-0 — | U-0 — | U-0 — | U-0 — | R/W-0 | R/W-0 | R/W-0 |
| 7:0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 |
| | RXBUFSZ<3:0> | | | | — | — | — | — |

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-11 **Unimplemented:** Read as '0'

bit 10-4 **RXBUFSZ<6:0>:** RX Data Buffer Size for All RX Descriptors (in 16-byte increments) bits

1111111 = RX data Buffer size for descriptors is 2032 bytes

•

•

•

1100000 = RX data Buffer size for descriptors is 1536 bytes

•

•

0000011 = RX data Buffer size for descriptors is 48 bytes

0000010 = RX data Buffer size for descriptors is 32 bytes

0000001 = RX data Buffer size for descriptors is 16 bytes

0000000 = Reserved

bit 3-0 **Unimplemented:** Read as '0'

Note 1: This register is only used for RX operations.

2: The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0.

PIC32MX5XX/6XX/7XX

REGISTER 25-30: EMAC1TEST: ETHERNET CONTROLLER MAC TEST REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|--------------------------|-------------------------|
| 31:24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| | — | — | — | — | — | — | — | — |
| 23:16 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| | — | — | — | — | — | — | — | — |
| 15:8 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| | — | — | — | — | — | — | — | — |
| 7:0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 |
| | — | — | — | — | — | TESTBP | TESTPAUSE ⁽¹⁾ | SHRTQNTA ⁽¹⁾ |

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-3 **Unimplemented:** Read as '0'

bit 2 **TESTBP:** Test Backpressure bit

1 = The MAC will assert backpressure on the link. Backpressure causes preamble to be transmitted, raising carrier sense. A transmit packet from the system will be sent during backpressure.

0 = Normal operation

bit 1 **TESTPAUSE:** Test PAUSE bit⁽¹⁾

1 = The MAC Control sub-layer will inhibit transmissions, just as if a PAUSE Receive Control frame with a non-zero pause time parameter was received

0 = Normal operation

bit 0 **SHRTQNTA:** Shortcut PAUSE Quanta bit⁽¹⁾

1 = The MAC reduces the effective PAUSE Quanta from 64 byte-times to 1 byte-time

0 = Normal operation

Note 1: This bit is only for testing purposes.

Note: Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

26.0 COMPARATOR

Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 19. “Comparator”** (DS60001110) in the *“PIC32 Family Reference Manual”*, which is available from the Microchip web site (www.microchip.com/PIC32).


The Comparator module contains two comparators that can be configured in a variety of ways.

Key features of the Comparator module include:

- Selectable inputs available include:
 - Analog inputs multiplexed with I/O pins
 - On-chip internal absolute voltage reference (IVREF)
 - Comparator voltage reference (CVREF)
- Outputs can be inverted
- Selectable interrupt generation

A block diagram of the Comparator module is illustrated in Figure 26-1.

FIGURE 26-1: COMPARATOR MODULE BLOCK DIAGRAM



PIC32MX5XX/6XX/7XX

REGISTER 29-3: DEVCFG2: DEVICE CONFIGURATION WORD 2 (CONTINUED)

bit 2-0 **FPLLIDIV<2:0>**: PLL Input Divider bits

111 = 12x divider

110 = 10x divider

101 = 6x divider

100 = 5x divider

011 = 4x divider

010 = 3x divider

001 = 2x divider

000 = 1x divider

PIC32MX5XX/6XX/7XX

TABLE 32-9: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

| DC CHARACTERISTICS | | | Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +105°C for V-temp | | | | |
|--------------------|--------|---|---|------|------|-------|--------------------------|
| Param. | Symbol | Characteristic | Min. | Typ. | Max. | Units | Conditions |
| DO10 | VOL | Output Low Voltage I/O Pins: 4x Sink Driver Pins - All I/O output pins not defined as 8x Sink Driver pins | — | — | 0.4 | V | IOL ≤ 10 mA, VDD = 3.3V |
| | | Output Low Voltage I/O Pins: 8x Sink Driver Pins - RC15 | — | — | 0.4 | V | IOL ≤ 15 mA, VDD = 3.3V |
| DO20 | VOH | Output High Voltage I/O Pins: 4x Source Driver Pins - All I/O output pins not defined as 8x Source Driver pins | 2.4 | — | — | V | IOH ≥ -10 mA, VDD = 3.3V |
| | | Output High Voltage I/O Pins: 8x Source Driver Pins - RC15 | 2.4 | — | — | V | IOH ≥ -15 mA, VDD = 3.3V |
| DO20A | VOH1 | Output High Voltage I/O Pins: 4x Source Driver Pins - All I/O output pins not defined as 8x Sink Driver pins | 1.5 ⁽¹⁾ | — | — | V | IOH ≥ -14 mA, VDD = 3.3V |
| | | | 2.0 ⁽¹⁾ | — | — | | IOH ≥ -12 mA, VDD = 3.3V |
| | | | 3.0 ⁽¹⁾ | — | — | | IOH ≥ -7 mA, VDD = 3.3V |
| | | Output High Voltage I/O Pins: 8x Source Driver Pins - RC15 | 1.5 ⁽¹⁾ | — | — | V | IOH ≥ -22 mA, VDD = 3.3V |
| | | | 2.0 ⁽¹⁾ | — | — | | IOH ≥ -18 mA, VDD = 3.3V |
| | | | 3.0 ⁽¹⁾ | — | — | | IOH ≥ -10 mA, VDD = 3.3V |

- Note 1:** Parameters are characterized, but not tested.
2: This driver pin only applies to devices with less than 64 pins.
3: This driver pin only applies to devices with 64 pins.

TABLE 32-10: ELECTRICAL CHARACTERISTICS: BOR


| DC CHARACTERISTICS | | | Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +105°C for V-Temp | | | | |
|--------------------|--------|--|---|---------|------|-------|------------|
| Param. No. | Symbol | Characteristics | Min. ⁽¹⁾ | Typical | Max. | Units | Conditions |
| BO10 | VBOR | BOR Event on VDD transition high-to-low (Note 2) | 2.0 | — | 2.3 | V | — |

- Note 1:** Parameters are for design guidance only and are not tested in manufacturing.
2: Overall functional device operation at VBORMIN < VDD < VDDMIN is tested, but not characterized. All device Analog modules, such as ADC, etc., will function, but with degraded performance below VDDMIN.

PIC32MX5XX/6XX/7XX

121-Lead Plastic Thin Profile Ball Grid Array (BG) - 10x10x1.10 mm Body [TFBGA--Formerly XBGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

| Units | | MILLIMETERS | | |
|-----------------------------|----|-------------|------|------|
| Dimension Limits | | MIN | NOM | MAX |
| Contact Pitch | E1 | 0.80 BSC | | |
| Contact Pitch | E2 | 0.80 BSC | | |
| Contact Pad Spacing | C1 | | 8.00 | |
| Contact Pad Spacing | C2 | | 8.00 | |
| Contact Pad Diameter (X121) | X | | | 0.32 |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2148 Rev D

PIC32MX5XX/6XX/7XX

APPENDIX B: REVISION HISTORY

Revision A (August 2009)

This is the initial released version of this document.

Revision B (November 2009)

The revision includes the following global update:

Added Note 2 to the shaded table that appears at the beginning of each chapter. This new note provides information regarding the availability of registers and their associated bits.

Other major changes are referenced by their respective chapter/section in Table B-1.

TABLE B-1: MAJOR SECTION UPDATES

| Section Name | Update Description |
|--|--|
| “High-Performance, USB, CAN and Ethernet 32-bit Flash Microcontrollers” | <p>Added the following devices:</p> <ul style="list-style-type: none">- PIC32MX575F256L- PIC32MX695F512L- PIC32MX695F512H <p>The 100-pin TQFP pin diagrams have been updated to reflect the current pin name locations (see the “Pin Diagrams” section).</p> <p>Added the 121-pin Ball Grid Array (XBGA) pin diagram.</p> <p>Updated Table 1: “PIC32 USB and CAN – Features”</p> <p>Added the following tables:</p> <ul style="list-style-type: none">- Table 4: “Pin Names: PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L, PIC32MX575F256L and PIC32MX575F512L Devices”- Table 5: “Pin Names: PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256L, PIC32MX675F512L and PIC32MX695F512L Devices”- Table 6: “Pin Names: PIC32MX775F256L, PIC32MX775F512L and PIC32MX795F512L Devices” <p>Updated the following pins as 5V tolerant:</p> <ul style="list-style-type: none">- 64-pin QFN: Pin 36 (D-/RG3) and Pin 37 (D+/RG2)- 64-pin TQFP: Pin 36 (D-/RG3) and Pin 37 (D+/RG2)- 100-pin TQFP: Pin 56 (D-/RG3) and Pin 57 (D+/RG2) |
| 1.0 “Guidelines for Getting Started with 32-bit Microcontrollers” | <p>Removed the last sentence of 1.3.1 “Internal Regulator Mode”.</p> <p>Removed Section 2.3.2 “External Regulator Mode”</p> |

Revision J (September 2016)

This revision includes typographical and formatting updates throughout the data sheet text. In addition, all SFR Register maps were moved from the Memory chapter to their respective peripheral chapters.

All other major updates are referenced by their respective section in Table B-7.

TABLE B-7: MAJOR SECTION UPDATES

| Section Name | Update Description |
|---|---|
| “32-bit Microcontrollers (up to 512 KB Flash and 128 KB SRAM) with Graphics Interface, USB, CAN, and Ethernet” | Updated Communication Interfaces for LIN support to 2.1. Updated Qualification and Class B Support to AEC-Q100 REVH. |
| 2.0 “Guidelines for Getting Started with 32-bit MCUs” | The Recommended Minimum Connection diagram was updated (see Figure 2-1). The Example of $\overline{\text{MCLR}}$ Pin Connections diagram was updated (see Figure 2-2). 2.11 “EMI/EMC/EFT (IEC 61000-4-4 and IEC 61000-4-2) Suppression Considerations” was added. |
| 4.0 “Memory Organization” | The SFR Memory Map was added (see Table 4-1). |
| 7.0 “Interrupt Controller” | The UART interrupt sources were updated in the Interrupt IRQ, Vector, and Bit location table (see Table 7-1). |
| 8.0 “Oscillator Configuration” | Updated the bit value definitions for the TUN<5:0> bits in the OCSTUN register (see Register 8-2). |
| 15.0 “Watchdog Timer (WDT)” | The content in this chapter was relocated from the Special Features chapter to its own chapter. |
| 18.0 “Serial Peripheral Interface (SPI)” | The register map tables were combined (see Table 18-1). |
| 19.0 “Inter-Integrated Circuit (I²C)” | The register map tables were combined (see Table 19-1). The PMADDR register was updated (see Register 21-3). |
| 21.0 “Parallel Master Port (PMP)” | The bit value definitions for the ADRMUX<1:0> and CSF<1:0> bits in the PMCON register were updated (see Register 21-1). |
| 29.0 “Special Features” | Removed the duplicate bit value definition for ‘010’ in the DEVCFG2 register (see Register 29-3). Note 1 was added to the Programming, Debugging, and Trace Ports block diagram (see Figure 29-2). The DDPCON register was relocated (see Register 29-6). The Device ID, Revision, and Configuration Summary was updated (see Table 29-2). |