

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	MIPS32 ® M4K™
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	Ethernet, I <sup>2</sup> C, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	53
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx664f064ht-v-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1

#### TABLE 8: PIN NAMES FOR 100-PIN USB AND ETHERNET DEVICES (CONTINUED)

#### **100-PIN TQFP (TOP VIEW)**

PIC32MX664F064L PIC32MX664F128L PIC32MX675F256L PIC32MX675F512L PIC32MX695F512L

100

			1
Pin #	Full Pin Name	Pin #	Full Pin Name
71	EMDC/AEMDC/IC4/PMCS1/PMA14/RD11	86	VDD
72	SDO1/OC1/INT0/RD0	87	ETXD1/PMD11/RF0
73	SOSCI/CN1/RC13	88	ETXD0/PMD10/RF1
74	SOSCO/T1CK/CN0/RC14	89	ETXERR/PMD9/RG1
75	Vss	90	PMD8/RG0
76	OC2/RD1	91	TRCLK/RA6
77	OC3/RD2	92	TRD3/RA7
78	OC4/RD3	93	PMD0/RE0
79	ETXD2/IC5/PMD12/RD12	94	PMD1/RE1
80	ETXD3/PMD13/CN19/RD13	95	TRD2/RG14
81	OC5/PMWR/CN13/RD4	96	TRD1/RG12
82	PMRD/CN14/RD5	97	TRD0/RG13
83	ETXEN/PMD14/CN15/RD6	98	PMD2/RE2
84	ETXCLK/PMD15/CN16/RD7	99	PMD3/RE3
85	VCAP/VDDCORE	100	PMD4/RE4

Note 1: Shaded pins are 5V tolerant.

# FIGURE 4-2: MEMORY MAP ON RESET FOR PIC32MX534F064H AND PIC32MX534F064L DEVICES



#### **TABLE 7-2:** INTERRUPT REGISTER MAP FOR PIC32MX534F064H, PIC32MX564F064H, PIC32MX564F128H, PIC32MX575F256H AND PIC32MX575F512H DEVICES (CONTINUED)

ess		0	Bits																
Virtual Addr (BF88_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1040		31:16	_	_	_		INT1IP<2:0>		INT1IS	S<1:0>	_	_	_	0	C1IP<2:0>		OC1IS	S<1:0>	0000
1040	IPC1	15:0	—	—	—		IC1IP<2:0>		IC1IS-	<1:0>	—		—	٦	T1IP<2:0>		T1IS-	<1:0>	0000
1000		31:16	—	—	—		INT2IP<2:0>		INT2IS	S<1:0>	-	_	_	0	C2IP<2:0>		OC2IS	6<1:0>	0000
1060	IPC2	15:0	—	—	—		IC2IP<2:0>		IC2IS-	<1:0>	—	—	—	1	T2IP<2:0>		T2IS-	<1:0>	0000
1000	IPC2	31:16	_	_	—		INT3IP<2:0>		INT3IS	S<1:0>	—	_	—	0	C3IP<2:0>		OC3IS	S<1:0>	0000
1000	IFC3	15:0	—	—	—		IC3IP<2:0>		IC3IS-	<1:0>	—	—	—	٦	T3IP<2:0>		T3IS-	<1:0>	0000
1000	IPC4	31:16	—	—	—		INT4IP<2:0>		INT4IS	S<1:0>	—	—	—	0	0C4IP<2:0>		OC4IS	6<1:0>	0000
TODO	11 04	15:0	—	—	—		IC4IP<2:0>		IC4IS-	<1:0>	—	—	—	1	T4IP<2:0>		T4IS-	<1:0>	0000
10E0	IPC5	31:16	—	—	—	—	—	—	—	—	—	—	—	0	C5IP<2:0>		OC5IS	S<1:0>	0000
1020		15:0	—	—	—		IC5IP<2:0>		IC5IS-	<1:0>	—	—	—	٦	T5IP<2:0>		T5IS-	<1:0>	0000
		31:16	—	—	—		AD1IP<2:0>		AD1IS	<1:0>	—	—	—	C	CNIP<2:0>		CNIS	<1:0>	0000
10F0	IPC6													ιι	J1IP<2:0>		U1IS	<1:0>	_
		15:0	—	-	—		I2C1IP<2:0>		I2C1IS	5<1:0>	—	—	-	S	PI3IP<2:0>		SPI3IS	S<1:0>	0000
														12	2C3IP<2:0>		12C315	6<1:0>	
							U3IP<2:0>		U3IS<	<1:0>	_								
1100	IPC7	31:16	—	-	—		SPI2IP<2:0>		SPI2IS	S<1:0>	—	—	—	CN	MP2IP<2:0	>	CMP2I	S<1:0>	0000
							I2C4IP<2:0>		I2C4IS	6<1:0>									
		15:0	_				CMP1IP<2:0>	•	CMP1IS	S<1:0>	-	_	_	P	MPIP<2:0>		PMPIS	S<1:0>	0000
		31:16	—		—		RTCCIP<2:0>	, 	RTCCI	S<1:0>	—	—	—	FS	SCMIP<2:0	>	FSCMI	S<1:0>	0000
1110	IPC8													l	J2IP<2:0>		U2IS	<1:0>	-
		15:0	_	-	_	-	_	_	-	_	_	—	_	S	PI4IP<2:0>		SPI4IS	5<1:0>	0000
														12	2C5IP<2:0>		12C515	S<1:0>	
1120	IPC9	31:16	_		_		DMA3IP<2:0>	•	DMA3I	S<1:0>	_	_	_	DN	MA2IP<2:0	>	DMA2I	S<1:0>	0000
		15:0			—		DMA1IP<2:0>	2)	DMA1	5<1:0>	_	—	—	DN	MA0IP<2:0	>	DMAO	S<1:0>	0000
1130	IPC10	31:16	_		_	D	MA7IP<2:0>	2)	DMA7IS	<1:0>(2)	_	_	_	DM	A6IP<2:0>	(2)	DMA6IS	i<1:0>(2)	0000
		15:0	_		_	D	0MA5IP<2:0>\	<b>2</b> )	DMA5IS	<1:0>(²)	-	_	_	DM	A4IP<2:0>	(2)	DMA4IS	5<1:0>(2)	0000
1140	IPC11	31:16	_	_	_	-	—	—	—	—	-	_	—	C/	AN1IP<2:0:	>	CAN1I	S<1:0>	0000
		15:0	-	-	_		USBIP<2:0>		USBIS	5<1:0>	-	_	-	F	CEIP<2:0>		FCEIS	5<1:0>	0000
1150	IPC12	31:16	_	-	_		U5IP<2:0>		U5IS<	<1:0>	_	_	-	ι ι	J6IP<2:0>		U6IS	<1:0>	0000
		15:0	—	—	—		U4IP<2:0>		U4IS<	<1:0>		—	-	—	—	—	—	—	0000

PIC32MX5XX/6XX/7XX

x = unknown value on Reset; --- = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET Note 1: and INV Registers" for more information.

These bits are not available on PIC32MX534/564/664/764 devices. 2:

This register does not have associated CLR, SET, and INV registers. 3:

# 9.0 PREFETCH CACHE

Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 4. "Prefetch Cache" (DS60001119) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

Prefetch cache increases performance for applications executing out of the cacheable program Flash memory regions by implementing instruction caching, constant data caching and instruction prefetching.

# 9.1 Features

- 16 fully-associative lockable cache lines
- 16-byte cache lines
- Up to four cache lines allocated to data
- Two cache lines with address mask to hold repeated instructions
- Pseudo-LRU replacement policy
- All cache lines are software writable
- 16-byte parallel memory fetch
- Predictive instruction prefetch

A simplified block diagram of the Prefetch Cache module is illustrated in Figure 9-1.



## FIGURE 9-1: PREFETCH CACHE MODULE BLOCK DIAGRAM

#### **Control Registers** 10.1

#### TABLE 10-1: DMA GLOBAL REGISTER MAP

ess		ge		Bits													ú		
Virtual Addr (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
2000		31:16	-	-	-	-	-	-	_	_	-	-	-	-	-	-	-	_	0000
3000	DIVIACOIN	15:0	ON	_	_	SUSPEND	DMABUSY	_	-	_	—	—	—	—	_	_	_	_	0000
2010	DMAGTAT	31:16	_	_	_	_	_	_	-	_	—	—	—	—	_	_	_	_	0000
3010	DIVIASTAT	15:0	_		—	_	_		_	_	—	—	—	—	RDWR	D	MACH<2:0>	(2)	0000
2020		31:16	1:16 DMAADDR-21:0> 0000																
3020	DIVIAADDR	15:0								DIVIAADI	JK<31.0>								0000
Logon	rand: y = unknown value on Peset: _ = unimplemented read as '0'. Peset values are shown in hevadesimal																		

This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information. Note 1:

DMACH<3> bit is not available on PIC32MX534/564/664/764 devices. 2:

# TABLE 10-2: DMA CRC REGISTER MAP<sup>(1)</sup>

ess		â								В	its								
Virtual Addr (BF88_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
2020	DODOCON	31:16		_	BYTC	)<1:0>	WBO	_	—	BITO		_	_	_	—	—	_	_	0000
3030	DURCUUN	15:0	—	_	_			PLEN<4:0>			CRCEN	CRCAPP	CRCTYP	_	_	(	CRCCH<2:0>	>	0000
2040		31:16									TA -21:05								0000
3040	DURUDAIA	15:0								DCKCDA	IAC31.02								0000
2050		31:16								DCBCV	DP -21.05								0000
3050	DURUAUK	15:0	5:0									0000							

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

### TABLE 10-3: DMA CHANNELS 0-7 REGISTER MAP (CONTINUED)

ess										Bi	its								
Virtual Addr (BF88_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
35E0		31:16	-	-	—	—	—	—	-	—	_	—	—	—	—	—	-	—	0000
001.0	DOINOOIZ	15:0								CHSSIZ	Z<15:0>								0000
2000		31:16	—	—	_	_	_	- 1	—	—	_	_	_	_	-	_	_	_	0000
3600	DCH/DSIZ	15:0	CHDSIZ<15:0> 000													0000			
2040		31:16	_	_	-	-	-	-	_	-	_	-	-	_	-	-	_	_	0000
3610	DCH7SPTR	15:0								CHSPT	R<15:0>								0000
2620		31:16	_	_	_	-	-	-	_	_	_	—	-	_	—	_	_	_	0000
3020	DCHIDPIK	15:0								CHDPT	R<15:0>								0000
2020		31:16	_	_	—	_	-	—	_	-	_	—	_	_	—	_	—	_	0000
3630	DCH/CSIZ	15:0								CHCSIZ	Z<15:0>								0000
2040		31:16	_	_	-	-	-	-	_	-	_	-	-	_	-	-	_	_	0000
3640	DCH/CPIR	15:0								CHCPT	R<15:0>								0000
2650		31:16	_	—	—	—	_	_	—	—	—	—	_	—	—	—	—	_	0000
3650		15:0		_	—	_	_	_	_	—				CHPD/	AT<7:0>				0000

PIC32MX5XX/6XX/7XX

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

2: DMA channels 4-7 are not available on PIC32MX534/564/664/764 devices.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—	—	—	—	—
22.10	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	—	—	—	—	—
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	—	—	—	—	—	—	—	—
7.0	U-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0
7:0							FRMH<2:0>	

#### REGISTER 11-14: U1FRMH: USB FRAME NUMBER HIGH REGISTER

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-3 Unimplemented: Read as '0'

bit 2-0 **FRMH<2:0>:** Upper 3 bits of the Frame Numbers bits These register bits are updated with the current frame number whenever a SOF TOKEN is received.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31.24	—	—	—	—	—	—	—	—		
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23.10	—	—	—	—	—	—	—	—		
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
15.0	—	—	—	—	—	—	—	—		
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7.0		PID<	<3:0>		EP<3:0>					

#### REGISTER 11-15: U1TOK: USB TOKEN REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-4 PID<3:0>: Token Type Indicator bits<sup>(1)</sup> 1101 = SETUP (TX) token type transaction 1001 = IN (RX) token type transaction 0001 = OUT (TX) token type transaction Note: All other values not listed, are Reserved and must not be used.

### bit 3-0 **EP<3:0>:** Token Command Endpoint Address bits The four bit value must specify a valid endpoint.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
31:24	—	—	—	—	—	—	—	—					
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
23:16	—	—	—	—	—	—	—	—					
45.0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0					
15:8	—	PTEN14	—	—	—	PTEN<10:8>							
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
7:0		PTEN<7:0>											

#### REGISTER 21-4: PMAEN: PARALLEL PORT PIN ENABLE REGISTER

#### Legend:

0			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 31-15 **Unimplemented:** Read as '0'
- bit 15-14 **PTEN14:** PMCS1 Strobe Enable bits
  - 1 = PMA14 functions as either PMA14 or PMCS1<sup>(1)</sup>
  - 0 = PMA14 functions as port I/O
- bit 13-11 Unimplemented: Read as '0'
- bit 10-2 PTEN<10:2>: PMP Address Port Enable bits
  - 1 = PMA<10:2> function as PMP address lines
  - 0 = PMA<10:2> function as port I/O
- bit 1-0 **PTEN<1:0>:** PMALH/PMALL Strobe Enable bits
  - 1 = PMA1 and PMA0 function as either PMA<1:0> or PMALH and PMALL<sup>(2)</sup>
  - 0 = PMA1 and PMA0 pads function as port I/O
- **Note 1:** The use of this pin as PMA14 or CS1 is selected by the CSF<1:0> bits in the PMCON register.
  - 2: The use of these pins as PMA1/PMA0 or PMALH/PMALL depends on the Address/Data Multiplex mode selected by bits ADRMUX<1:0> in the PMCON register.

# 22.0 REAL-TIME CLOCK AND CALENDAR (RTCC)

Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 29. "Real-Time Clock and Calendar (RTCC)" (DS60001125) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

The PIC32 RTCC module is intended for applications in which accurate time must be maintained for extended periods of time with minimal or no CPU intervention. Low-power optimization provides extended battery lifetime while keeping track of time. A simplified block diagram of the RTCC module is illustrated in Figure 22-1. Key features of the RTCC module include:

- Time: hours, minutes and seconds
- 24-hour format (military time)
- · Visibility of one-half second period
- Provides calendar: Weekday, date, month and year
- Alarm intervals are configurable for half of a second, one second, 10 seconds, one minute, 10 minutes, one hour, one day, one week, one month and one year
- Alarm repeat with decrementing counter
- Alarm with indefinite repeat: Chime
- Year range: 2000 to 2099
- Leap year correction
- · BCD format for smaller firmware overhead
- Optimized for long-term battery operation
- Fractional second synchronization
- User calibration of the clock crystal frequency with auto-adjust
- Calibration range: ±0.66 seconds error per month
- · Calibrates up to 260 ppm of crystal error
- Requirements: External 32.768 kHz clock crystal
- Alarm pulse or seconds clock output on RTCC pin



#### FIGURE 22-1: RTCC BLOCK DIAGRAM

#### 23.1 **Control Registers**

# TABLE 23-1: ADC REGISTER MAP

SSS										Bi	ts								
Virtual Addr (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0000	4 D4 0 0 14 (1)	31:16		-	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
9000	AD1CON1 <sup>(1)</sup>	15:0	ON		SIDL	_	-		FORM<2:0>			SSRC<2:0>		CLRASAM		ASAM	SAMP	DONE	0000
9010		31:16	—		_	—	-	_	—	1	1	-	—	-		-	—	—	0000
3010	ADTOONZ	15:0	VCFG2	VCFG1	VCFG0	OFFCAL	_	CSCNA	—	_	BUFS	_		SMPI	<3:0>		BUFM	ALTS	0000
9020	AD1CON3 <sup>(1)</sup>	31:16	_	_	_	_	—	—	—	—	_	_	—	—	—	—	—	—	0000
		15:0	ADRC	_	—			SAMC<4:0>						ADCS	<7:0>				0000
9040	AD1CHS <sup>(1)</sup>	31:16	CH0NB		_			CHOSI	3<3:0>		CH0NA					CH0S/	A<3:0>		0000
		15:0	_	—	—	—	_	—	_	_	_	_	—	_	_	—	—	—	0000
9060	AD1PCFG <sup>(1)</sup>	15.0	PCEG15	PCEG14	PCEG13	PCEG12	PCEG11	PCEG10	PCEG0	PCEG8	PCEG7	PCEG6	PCEG5	PCEG4	PCEG3	PCEG2	PCEG1	PCEG0	0000
		31.16		-				-	-	-	-	-	-	-	-	-		-	0000
9050	AD1CSSL <sup>(1)</sup>	15:0	CSSL15	CSSL14	CSSL13	CSSL12	CSSL11	CSSL10	CSSL9	CSSL8	CSSL7	CSSL6	CSSL5	CSSL4	CSSL3	CSSL2	CSSL1	CSSL0	0000
		31:16																	0000
9070	ADC1BUF0	15:0							ADC Re	sult Word 0	(ADC1BUF	)<31:0>)							0000
0000		31:16								oult Word 1		-21.05)							0000
9080	ADCIBUFI	15:0							ADC RE		(ADC IBUF	<31.0>)							0000
9090	ADC1BUE2	31:16							ADC Re	sult Word 2		2<31.0>)							0000
		15:0							1.501.0	out nord 2	(,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,								0000
90A0	ADC1BUF3	31:16							ADC Re	sult Word 3	(ADC1BUF3	8<31:0>)							0000
		15:0										,							0000
90B0	ADC1BUF4	15.0							ADC Re	sult Word 4	(ADC1BUF4	l<31:0>)							0000
		31.16																	0000
90C0	ADC1BUF5	15:0							ADC Re	sult Word 5	(ADC1BUF5	5<31:0>)							0000
		31:16																	0000
90D0	ADC1BUF6	15:0							ADC Re	sult Word 6	(ADC1BUF6	5<31:0>)							0000
00E0		31:16								eult Word 7		(~31.0~)							0000
30L0	ADCIDOI /	15:0							ADC N			(31.02)							0000
90F0	ADC1BUF8	31:16							ADC Re	sult Word 8	(ADC1BUF8	3<31:0>)							0000
		15:0									、 · · · · · · · · · · · · · · · · · · ·	,							0000
9100	ADC1BUF9	31:16							ADC Re	sult Word 9	(ADC1BUF	9<31:0>)							0000
		15:0																	0000
9110	ADC1BUFA	15:0							ADC Re	sult Word A	(ADC1BUF	A<31:0>)							0000
Leaer	<b>d:</b> x = 0	Inknowr	value on R	eset: — = u	nimplemente	ed read as '	)' Reset val	ues are show	vn in hexade	cimal									

nented, read as '0'. Reset values are shown in hexadecimal.

This register has corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information. Note 1:

#### **REGISTER 25-13: ETHIEN: ETHERNET CONTROLLER INTERRUPT ENABLE REGISTER**

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	_		—	—	—	—
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	_		—	—	—	—
15.0	U-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0
10.0	—	TXBUSEIE <sup>(1)</sup>	RXBUSEIE <sup>(2)</sup>	_	—	—	EWMARKIE <sup>(2)</sup>	FWMARKIE <sup>(2)</sup>
7:0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
	RXDONEIE <sup>(2)</sup>	PKTPENDIE <sup>(2)</sup>	RXACTIE <sup>(2)</sup>		TXDONEIE <sup>(1)</sup>	TXABORTIE <sup>(1)</sup>	RXBUFNAIE <sup>(2)</sup>	RXOVFLWIE <sup>(2)</sup>

### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-15 Unimplemented: Read as '0'

- bit 14 **TXBUSEIE:** Transmit BVCI Bus Error Interrupt Enable bit<sup>(1)</sup>
  - 1 = Enable TXBUS Error Interrupt
  - 0 = Disable TXBUS Error Interrupt
- bit 13 **RXBUSEIE:** Receive BVCI Bus Error Interrupt Enable bit<sup>(2)</sup>
  - 1 = Enable RXBUS Error Interrupt 0 = Disable RXBUS Error Interrupt
  - 0 = Disable RABOS Efformetry
- bit 12-10 Unimplemented: Read as '0'

bit 9	EWMARKIE: Empty Watermark Interrupt Enable bit <sup>(2)</sup> 1 = Enable EWMARK Interrupt
	0 = Disable EWMARK Interrupt
bit 8	FWMARKIE: Full Watermark Interrupt Enable bit <sup>(2)</sup>
	1 = Enable FWMARK Interrupt
	0 = Disable FWMARK Interrupt
bit 7	<b>RXDONEIE:</b> Receiver Done Interrupt Enable bit <sup>(2)</sup>
	1 = Enable RXDONE Interrupt
	0 = Disable RXDONE Interrupt
bit 6	<b>PKTPENDIE:</b> Packet Pending Interrupt Enable bit <sup>(2)</sup>
	1 = Enable PKTPEND Interrupt
	0 = Disable PKTPEND Interrupt
bit 5	<b>RXACTIE:</b> RX Activity Interrupt Enable bit
	1 = Enable RXACT Interrupt
	0 = Disable RXACT Interrupt
bit 4	Unimplemented: Read as '0'
bit 3	TXDONEIE: Transmitter Done Interrupt Enable bit <sup>(1)</sup>
	1 = Enable TXDONE Interrupt
	0 = Disable TXDONE Interrupt
bit 2	TXABORTIE: Transmitter Abort Interrupt Enable bit <sup>(1)</sup>
	1 = Enable TXABORT Interrupt
	0 = Disable TXABORT Interrupt
bit 1	<b>RXBUFNAIE:</b> Receive Buffer Not Available Interrupt Enable bit <sup>(2)</sup>
	1 = Enable RXBUFNA Interrupt
	0 = Disable RXBUFNA Interrupt
bit 0	<b>RXOVFLWIE:</b> Receive FIFO Overflow Interrupt Enable bit <sup>(2)</sup>
	1 = Enable RXOVFLW Interrupt
	0 = Disable RXOVFLW Interrupt

- **Note 1:** This bit is only used for TX operations.
  - **2:** This bit is only used for RX operations.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
51.24	—	—	—	—	—	—	—	—		
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23.10	—	—	—	—	—	—	—	—		
15.0	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P		
10.0	STNADDR2<7:0>									
7.0	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P		
7.0				STNADDR	1<7:0>					

#### REGISTER 25-39: EMAC1SA2: ETHERNET CONTROLLER MAC STATION ADDRESS 2 REGISTER

Legend:		P = Programmable bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 31-16 Reserved: Maintain as '0'; ignore read
- bit 15-8 **STNADDR2<7:0>:** Station Address Octet 2 bits These bits hold the second transmitted octet of the station address.
- bit 7-0 **STNADDR1<7:0>:** Station Address Octet 1 bits These bits hold the most significant (first transmitted) octet of the station address.

Note 1: Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

2: This register is loaded at reset from the factory preprogrammed station address.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—	—	—	—	—
22.46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	—	—	—	—	_	_	_
15.0	U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
10.0	—	—	SIDL	—	—	—	—	—
7:0	U-0	U-0	U-0	U-0	U-0	U-0	R-0	R-0
		_		_			C2OUT	C10UT

#### REGISTER 26-2: CMSTAT: COMPARATOR STATUS REGISTER

-	
1	
Leaena	Ξ.
	-

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-14 Unimplemented: Read as '0'

- bit 13 SIDL: Stop in Idle Control bit
  - 1 = All Comparator modules are disabled while in Idle mode
  - 0 = All Comparator modules continue to operate while in Idle mode

### bit 12-2 Unimplemented: Read as '0'

- bit 1 **C2OUT:** Comparator Output bit
  - 1 = Output of Comparator 2 is a '1'
  - 0 = Output of Comparator 2 is a '0'
- bit 0 C1OUT: Comparator Output bit
  - 1 = Output of Comparator 1 is a '1'
  - 0 = Output of Comparator 1 is a '0'

# 27.0 COMPARATOR VOLTAGE REFERENCE (CVREF)

Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 20. "Comparator Voltage Reference (CVREF)" (DS60001109) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

The CVREF module is a 16-tap, resistor ladder network that provides a selectable reference voltage. Although its primary purpose is to provide a reference for the analog comparators, it also may be used independently of them. A block diagram of the module is illustrated in Figure 27-1. The resistor ladder is segmented to provide two ranges of voltage reference values and has a power-down function to conserve power when the reference is not being used. The module's supply reference can be provided from either device VDD/Vss or an external voltage reference. The CVREF output is available for the comparators and typically available for pin output.

Key features of the CVREF module include:

- High and low range selection
- Sixteen output levels available for each range
- Internally connected to comparators to conserve device pins
- · Output can be connected to a pin





Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
04.04	R	R	R	R	R	R	R	R		
31:24		VER<3	DEVID<27:24> <sup>(1)</sup>							
00.40	R	R	R	R	R	R	R	R		
23:16	DEVID<23:16> <sup>(1)</sup>									
45.0	R	R	R	R	R	R	R	R		
15:8	DEVID<15:8> <sup>(1)</sup>									
7:0	R	R	R	R	R	R	R	R		
				DEVID<	7:0> <sup>(1)</sup>					

#### REGISTER 29-5: DEVID: DEVICE AND REVISION ID REGISTER

# Legend:

Logona.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-28 VER<3:0>: Revision Identifier bits<sup>(1)</sup>

bit 27-0 DEVID<27:0>: Device ID bits<sup>(1)</sup>

Note 1: See the "PIC32 Flash Programming Specification" (DS60001145) for a list of Revision and Device ID values.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—						
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	_	_	_	_	_	_
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	—						
7.0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	U-0	R/W-0
7:0	_	_	_	_	JTAGEN	TROEN	_	TDOEN

#### REGISTER 29-6: DDPCON: DEBUG DATA PORT CONTROL REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-4 Unimplemented: Read as '0'

- bit 3 JTAGEN: JTAG Port Enable bit
  - 1 = Enable the JTAG port
  - 0 = Disable the JTAG port
- bit 2 **TROEN:** Trace Output Enable bit
  - 1 = Enable the trace port
  - 0 = Disable the trace port
- bit 1 Unimplemented: Read as '0'
- bit 0 TDOEN: TDO Enable for 2-Wire JTAG
  - 1 = 2-wire JTAG protocol uses TDO
  - 0 = 2-wire JTAG protocol does not use TDO

#### TABLE 32-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD) (CONTINUED)

DC CHARACTERISTICS		Standard Operating Conditions: 2.3V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-Temp					
Param. No.	Typical <sup>(3)</sup>	Max.	Units	Conditions			
Operatir	ng Current (I	DD) <sup>(1,2)</sup> for	PIC32MX53	84/564/664/764 Family Device	es		
DC20c	6	9	mA	Code executing from Flash	-40ºC, +25ºC, +85ºC		4 MHz
DC20d	7	10			+105⁰C		
DC20e	2	—		Code executing from SRAM	_		
DC21b	19	32	m۸	Code executing from Flash	—	_	25 MHz <b>(Note 4)</b>
DC21c	14	_	IIIA	Code executing from SRAM			
DC22b	31	50	m۸	Code executing from Flash		_	60 MHz (Note 4)
DC22c	29	—	IIIA	Code executing from SRAM	_		
DC23c	39	65	mA	Code executing from Flash	-40ºC, +25ºC, +85ºC		80 MHz
DC23d	49	70			+105⁰C		
DC23e	39	_		Code executing from SRAM	-		
DC25b	100	150	μΑ	—	+25°C	3.3V	LPRC (31 kHz) (Note 4)

**Note 1:** A device's IDD supply current is mainly a function of the operating voltage and frequency. Other factors, such as PBCLK (Peripheral Bus Clock) frequency, number of peripheral modules enabled, internal code execution pattern, execution from Program Flash memory vs. SRAM, I/O pin loading and switching rate, oscillator type, as well as temperature, can have an impact on the current consumption.

- 2: The test conditions for IDD measurements are as follows:
  - Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)</li>
  - OSC2/CLKO is configured as an I/O input pin
  - USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8
  - CPU, program Flash, and SRAM data memory are operational, program Flash memory Wait states = 111, Program Cache and Prefetch are disabled and SRAM data memory Wait states = 1
  - No peripheral modules are operating, (ON bit = 0)
  - WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
  - All I/O pins are configured as inputs and pulled to Vss
  - MCLR = VDD
  - CPU executing while(1) statement from Flash
  - RTCC and JTAG are disabled
- **3:** Data in "Typical" column is at 3.3V, 25°C at specified operating frequency unless otherwise stated. Parameters are for design guidance only and are not tested.
- **4:** All parameters are characterized, but only those parameters listed for 4 MHz and 80 MHz are tested at 3.3V in manufacturing.

# FIGURE 32-4: POWER-ON RESET TIMING CHARACTERISTICS



# 34.1 Package Marking Information (Continued)







# 121-Lead TFBGA (10x10x1.1 mm)





### 124-Lead VTLA (9x9x0.9 mm)



#### Example



Legend	: XXX	Customer-specific information		
	Y	Year code (last digit of calendar year)		
	YY	Year code (last 2 digits of calendar year)		
	WW Week code (week of January 1 is week '01')			
	NNN Alphanumeric traceability code			
		Pb-free JEDEC designator for Matte Tin (Sn)		
	*	This package is Pb-free. The Pb-free JEDEC designator (e3)		
		can be found on the outer packaging for this package.		
Note:	In the event the full Microchip part number cannot be marked on one line, it will			
	be carried over to the next line, thus limiting the number of available			
	characters	s for customer-specific information.		

# **Revision H (March 2013)**

This revision includes the following global updates:

- Where applicable, control register tables have been added to the document
- All references to VCORE were removed
- All occurrences of XBGA have been updated to: TFBGA

### TABLE B-6: MAJOR SECTION UPDATES

• All occurrences of VUSB have been updated to: VUSB3V3

This revision also includes minor typographical and formatting changes throughout the data sheet text.

All other significant changes are referenced by their respective section in Table B-6.

Section Name	Update Description		
"32-bit Microcontrollers (up to 512 KB Flash and 128 KB SRAM) with Graphics Interface, USB, CAN, and Ethernet"	Updated Core features. Added the VTLA to the Packages table. Added Note 5 to the Feature tables (see Table 1, Table 2, and Table 3).		
Section 2.0 "Guidelines for Getting Started with 32-bit MCUs"	The Recommended Minimum Connection was updated (see Figure 2-1).		
Section 5.0 "Flash Program Memory"	A note regarding Flash page size and row size was added.		
Section 8.0 "Oscillator Configuration"	The RP resistor was added and Note 1 was updated in the Oscillator Diagram (see Figure 8-1).		
Section 31.0 "Electrical Characteristics"	Added Note 1 to Operating MIPS vs. Voltage (see Table 31-1). Added the VTLA package to Thermal Packaging Characteristics (see Table 31-3). Added Note 2 to DC Temperature and Voltage Specifications (see Table 31-4). Updated Note 2 in the Operating Current DC Characteristics (see Table 31-5). Updated Note 1 in the Idle Current DC Characteristics (see Table 31-6). Updated Note 1 in the Power-Down Current DC Characteristics (see Table 31-7). Updated the I/O Pin Output Specifications (see Table 31-9). Added Note 2 to the BOR Electrical Characteristics (see Table 31-10). Added Note 3 to the Comparator Specifications (see Table 31-13). Parameter D320 (VCORE) was removed (see Table 31-15). Updated the Minimum value for parameter OS50 (see Table 31-18). Parameter SY01 (TPWRT) was removed (see Table 31-22). Note 1 was added and the conditions for parameters ET3, ET4, ET7, and ET9 were updated in the Ethernet Module Specifications (see Table 31-35). Added Note 3 to the 10-bit ADC Conversion Rate Parameter (see Table 31-37). Added Note 4 to the Analog-to-Digital Conversion Timing Requirements (see Table 31-38). The following figures were added: Figure 31-19: "MDIO Sourced by the PIC32 Device" Figure 31-21: "Transmit Signal Timing Relationships at the MII" Figure 31-22: "Receive Signal Timing Relationships at the MII"		
Device Characteristics Graphs"			
Section 33.0 "Packaging Information"	Added the 124-lead VTLA package information (see Section 33.1 "Package Marking Information" and Section 33.2 "Package Details").		
"Product Identification System"	Added the TL definition for VTLA packages.		

## **Revision J (September 2016)**

This revision includes typographical and formatting updates throughout the data sheet text. In addition, all SFR Register maps were moved from the Memory chapter to their respective peripheral chapters.

All other major updates are referenced by their respective section in Table B-7.

TABLE B-7:	MAJOR	SECTION	UPDATES

Section Name	Update Description	
"32-bit Microcontrollers (up to 512	Updated Communication Interfaces for LIN support to 2.1.	
KB Flash and 128 KB SRAM) with Graphics Interface, USB, CAN, and Ethernet"	Updated Qualification and Class B Support to AEC-Q100 REVH.	
2.0 "Guidelines for Getting Started with 32-bit MCUs"	The Recommended Minimum Connection diagram was updated (see Figure 2-1).	
	The Example of $\overline{\text{MCLR}}$ Pin Connections diagram was updated (see Figure 2-2).	
	2.11 "EMI/EMC/EFT (IEC 61000-4-4 and IEC 61000-4-2) Suppression Considerations" was added.	
4.0 "Memory Organization"	The SFR Memory Map was added (see Table 4-1).	
7.0 "Interrupt Controller"	The UART interrupt sources were updated in the Interrupt IRQ, Vector, and Bit location table (see Table 7-1).	
8.0 "Oscillator Configuration"	Updated the bit value definitions for the TUN<5:0> bits in the OCSTUN register (see Register 8-2).	
15.0 "Watchdog Timer (WDT)"	The content in this chapter was relocated from the Special Features chapter to its own chapter.	
18.0 "Serial Peripheral Interface (SPI)"	The register map tables were combined (see Table 18-1).	
19.0 "Inter-Integrated Circuit (I <sup>2</sup> C)"	The register map tables were combined (see Table 19-1).	
	The PMADDR register was updated (see Register 21-3).	
21.0 "Parallel Master Port (PMP)"	The bit value definitions for the ADRMUX<1:0> and CSF<1:0> bits in the PMCON register were updated (see Register 21-1).	
29.0 "Special Features"	Removed the duplicate bit value definition for '010' in the DEVCFG2 register (see Register 29-3).	
	Note 1 was added to the Programming, Debugging, and Trace Ports block diagram (see Figure 29-2).	
	The DDPCON register was relocated (see Register 29-6).	
	The Device ID, Revision, and Configuration Summary was updated (see Table 29-2).	