

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	Ethernet, I ² C, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	83
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx664f064lt-v-pf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 11: PIN NAMES FOR USB AND ETHERNET DEVICES (CONTINUED)

1	21-PIN TFBGA (BOTTOM VIEW	/)	L1	11
	PIC32MX664F064L PIC32MX664F128L PIC32MX675F256L PIC32MX675F512L PIC32MX695F512L		L1	A11
No	te: The TFBGA package skips from row	/ "H" to ro	w "J" and has no "I" row. A1	
Pin #	Full Pin Name	Pin #	Full Pin Name	
J3	PGED2/AN7/RB7	K8	VDD	
J4	AVdd	K9	AETXD1/SCK3/U4TX/U1RTS/CN21/RD15	
J5	AN11/ERXERR/AETXERR/PMA12/RB11	K10	USBID/RF3	
J6	TCK/RA1	K11	SDA3/SDI3/U1RX/RF2	
J7	AN12/ERXD0/AECRS/PMA11/RB12	L1	PGEC2/AN6/OCFA/RB6	
J8	No Connect (NC)	L2	VREF-/CVREF-/AERXD2/PMA7/RA9	
J9	No Connect (NC)	L3	AVss	
J10	SCL3/SDO3/U1TX/RF8	L4	AN9/C2OUT/RB9	
J11	D-/RG3	L5	AN10/CVREFOUT/PMA13/RB10	
K1	PGEC1/AN1/CN3/RB1	L6	SCK4/U5TX/U2RTS/RF13	
K2	PGED1/AN0/CN2/RB0	L7	AN13/ERXD1/AECOL/PMA10/RB13	
K3	VREF+/CVREF+/AERXD3/PMA6/RA10	L8	AN15/ERXD3/AETXD2/OCFB/PMALL/PMA0/CN12/RB15	
K4	AN8/C1OUT/RB8	L9	AETXD0/SS3/U4RX/U1CTS/CN20/RD14	
K5	No Connect (NC)	L10	SDA5/SDI4/U2RX/PMA9/CN17/RF4	
K6	SS4/U5RX/U2CTS/RF12	L11	SCL5/SDO4/U2TX/PMA8/CN18/RF5	
K7	AN14/ERXD2/AETXD3/PMALH/PMA1/RB14			

Note 1: Shaded pins are 5V tolerant.

6.1 Control Registers

TABLE 6-1: RESETS REGISTER MAP

ess	-)er									Bi	ts								(2)
Virtual Addr (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
E000	DCON	31:16		—	—	—	—		—	—		—	—		—	—	-	—	0000
F600	RCON	15:0	_	_	_	-	-	_	CMR	VREGS	EXTR	SWR	_	WDTO	SLEEP	IDLE	BOR	POR	0000
E610	DOWDOT	31:16	_	_	_	-	-	_	_	_	_	_	_	_	-	_	_	_	0000
FOIU	ROWROI	15:0		_	-	-	_		-		-	_		-	_	-	_	SWRST	0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

2: Reset values are dependent on the DEVCFGx Configuration bits and the type of Reset.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	_	—	—		-	-
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	—	—		—	—
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	—	—	—	—	—	—	—
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	W-0, HC
7:0	_	_	_	_	_	_	_	SWRST ⁽¹⁾

REGISTER 6-2: RSWRST: SOFTWARE RESET REGISTER

Legend:	HC = Cleared by hardwar	re	
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-1 Unimplemented: Read as '0'

- bit 0 SWRST: Software Reset Trigger bit⁽¹⁾ 1 = Enable software Reset event 0 = No effect
- Note 1: The system unlock sequence must be performed before the SWRST bit can be written. Refer to Section 6. "Oscillator" (DS60001112) in the "PIC32 Family Reference Manual" for details.

7.0 INTERRUPT CONTROLLER

Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 8. "Interrupts"** (DS60001108) in the *"PIC32 Family Reference Manual"*, which is available from the Microchip web site (www.microchip.com/PIC32).

PIC32MX5XX/6XX/7XX devices generate interrupt requests in response to interrupt events from peripheral modules. The interrupt control module exists externally to the CPU logic and prioritizes the interrupt events before presenting them to the CPU.

The Interrupt Controller module includes the following features:

- Up to 96 interrupt sources
- Up to 64 interrupt vectors
- Single and multi-vector mode operations
- · Five external interrupts with edge polarity control
- Interrupt proximity timer
- Seven user-selectable priority levels for each vector
- Four user-selectable sub-priority levels within each priority
- Dedicated shadow set for user-selectable priority level
- Software can generate any interrupt
- User-configurable interrupt vector table location
- · User-configurable interrupt vector spacing

A simplified block diagram of the Interrupt Controller module is illustrated in Figure 7-1.





TABLE 10-3: DMA CHANNELS 0-7 REGISTER MAP (CONTINUED)

ess										Bi	its								
Virtual Addr (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
35E0		31:16	-	-	—	—	—	—	-	—	_	—	—	—	—	—	-	—	0000
001.0	DOINOOIZ	15:0								CHSSIZ	Z<15:0>								0000
2000		31:16	—	—	_	_	_	- 1	—	—	_	_	_	_	-	_	_	_	0000
3600	DCH/DSIZ	15:0								CHDSIZ	Z<15:0>								0000
2040		31:16	_	_	-	-	-	-	_	-	_	-	-	_	—	-	_	_	0000
3610	DCH/SPIR	15:0								CHSPT	R<15:0>								0000
2620		31:16	_	_	—	-	-	-	_	_	_	—	-	_	—	_	_	_	0000
3020	DCHIDPIK	15:0								CHDPT	R<15:0>								0000
2020		31:16	_	_	—	_	-	—	_	-	_	—	_	_	—	_	—	_	0000
3630	DCH/CSIZ	15:0								CHCSIZ	Z<15:0>								0000
2040		31:16	_	_	-	-	-	-	_	-	_	-	-	_	—	-	_	_	0000
3640	DCH/CPIR	15:0								CHCPT	R<15:0>								0000
2650		31:16	_	—	—	—	_	_	—	—	—	—	_	—	—	_	—	_	0000
3050		15:0		_	_	_	_	_	_	—				CHPD/	AT<7:0>				0000

PIC32MX5XX/6XX/7XX

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

2: DMA channels 4-7 are not available on PIC32MX534/564/664/764 devices.

TABLE 12-13: CHANGE NOTICE AND PULL-UP REGISTER MAP FOR PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L, PIC32MX575F256L, PIC32MX575F512L, PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256L, PIC32MX675F512L, PIC32MX675F256L, PIC32MX675F512L, PIC32MX695F512L, PIC32MX764F128L, PIC32MX775F256L, PIC32MX775F512 AND PIC32MX795F512L DEVICES PIC32MX795F512L DEVICES

ess	<u>م</u>	â		Bits														\$	
Virtual Addr (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
C1 C0		31:16	_		_	_	—	_	_	_		_	_	_		_	_	_	0000
6100	CINCOIN	15:0	ON	—	SIDL	_	_	_	_	_	—	_	_	_	_	_	_	_	0000
6100		31:16	—	_		-				_	_		CNEN21	CNEN20	CNEN19	CNEN18	CNEN17	CNEN16	0000
6100	CINEIN	15:0	CNEN15	CNEN14	CNEN13	CNEN12	CNEN11	CNEN10	CNEN9	CNEN8	CNEN7	CNEN6	CNEN5	CNEN4	CNEN3	CNEN2	CNEN1	CNEN0	0000
6150		31:16	—										CNPUE21	CNPUE20	CNPUE19	CNPUE18	CNPUE17	CNPUE16	0000
OTEU	CINPUE	15:0	CNPUE15	CNPUE14	CNPUE13	CNPUE12	CNPUE11	CNPUE10	CNPUE9	CNPUE8	CNPUE7	CNPUE6	CNPUE5	CNPUE4	CNPUE3	CNPUE2	CNPUE1	CNPUE0	0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 12-14: CHANGE NOTICE AND PULL-UP REGISTER MAP FOR PIC32MX575F256H, PIC32MX575F512H, PIC32MX675F512H, PIC32MX675F512H, PIC32MX675F512H, PIC32MX775F512H, PIC32MX775F512H, PIC32MX795F512H, DEVICES

ess										Bi	its								6
Virtual Addr (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
6100	CNICON	31:16	-	_	_	-	—	-	—	-	-	_	-	—	_	—	-	—	0000
6100	CINCOIN	15:0	ON	_	SIDL	-		—	-	—	-	_	-	—	_	—	-		0000
6100		31:16	I	_	-	_	_	_	_		_	_	_		_	CNEN18	CNEN17	CNEN16	0000
0100	CINEIN	15:0	CNEN15	CNEN14	CNEN13	CNEN12	CNEN11	CNEN10	CNEN9	CNEN8	CNEN7	CNEN6	CNEN5	CNEN4	CNEN3	CNEN2	CNEN1	CNEN0	0000
6150		31:16		-	-	_	_	-	—	-	—	_	_	-	_	CNPUE18	CNPUE17	CNPUE16	0000
OTEU	CINPUE	15:0	CNPUE15	CNPUE14	CNPUE13	CNPUE12	CNPUE11	CNPUE10	CNPUE9	CNPUE8	CNPUE7	CNPUE6	CNPUE5	CNPUE4	CNPUE3	CNPUE2	CNPUE1	CNPUE0	0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

NOTES:

18.0 SERIAL PERIPHERAL INTERFACE (SPI)

Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 23. "Serial Peripheral Interface (SPI)" (DS60001106) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

The SPI module is a synchronous serial interface that is useful for communicating with external peripherals and other microcontroller devices. These peripheral devices may be Serial EEPROMs, Shift registers, display drivers, Analog-to-Digital Converters, etc. The PIC32 SPI module is compatible with Motorola[®] SPI and SIOP interfaces. The following are some of the key features of the SPI module:

- Master mode and Slave mode support
- · Four different clock formats
- Enhanced Framed SPI protocol support
- User-configurable 8-bit, 16-bit and 32-bit data width
- Separate SPI FIFO buffers for receive and transmit
 FIFO buffers act as 4/8/16-level deep FIFOs
- based on 32/16/8-bit data width
 Programmable interrupt event on every 8-bit, 16-bit and 32-bit data transfer
- Operation during Sleep and Idle modes
- Fast bit manipulation using CLR, SET and INV registers





Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	—	—	—	—	—
45.0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
15:8	ON ⁽¹⁾	—	SIDL	IREN	RTSMD	—	UEN	<1:0>
7.0	R/W-0	R/W-0	R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL	_<1:0>	STSEL

REGISTER 20-1: UXMODE: UARTX MODE REGISTER

Legend:		HC = Cleared by hard	ware
R = Readable bit	W = Writable bit	U = Unimplemented bi	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

- bit 15 **ON:** UARTx Enable bit⁽¹⁾
 - 1 = UARTx is enabled. UARTx pins are controlled by UARTx as defined by UEN<1:0> and UTXEN control bits.
 - 0 = UARTx is disabled. All UARTx pins are controlled by corresponding bits in the PORTx, TRISx and LATx registers; UARTx power consumption is minimal.
- bit 14 Unimplemented: Read as '0'
- bit 13 **SIDL:** Stop in Idle Mode bit
 - 1 = Discontinue operation when device enters Idle mode
 - 0 = Continue operation when device enters Idle mode
- bit 12 IREN: IrDA Encoder and Decoder Enable bit
 - 1 = IrDA is enabled
 - 0 = IrDA is disabled
- bit 11 **RTSMD:** Mode Selection for UxRTS Pin bit
 - $1 = \overline{\text{UxRTS}}$ pin is in Simplex mode
 - $0 = \overline{\text{UxRTS}}$ pin is in Flow Control mode
- bit 10 Unimplemented: Read as '0'
- bit 9-8 UEN<1:0>: UARTx Enable bits
 - 11 = UxTX, UxRX and UxBCLK pins are enabled and used; UxCTS pin is controlled by corresponding bits in the PORTx register
 - 10 = UxTX, UxRX, $\overline{\text{UxCTS}}$ and $\overline{\text{UxRTS}}$ pins are enabled and used
 - 01 = UxTX, UxRX and UxRTS pins are enabled and used; UxCTS pin is controlled by corresponding bits in the PORTx register
 - 00 = UxTX and UxRX pins are enabled and used; UxCTS and UxRTS/UxBCLK pins are controlled by corresponding bits in the PORTx register
- bit 7 WAKE: Enable Wake-up on Start bit Detect During Sleep Mode bit
 - 1 = Wake-up is enabled
 - 0 = Wake-up is disabled
- bit 6 LPBACK: UARTx Loopback Mode Select bit
 - 1 = Loopback mode is enabled
 - 0 = Loopback mode is disabled
- **Note 1:** When using the 1:1 PBCLK divisor, the user software should not read/write the peripheral SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
21.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
31.24	FLTEN3	MSEL	3<1:0>	FSEL3<4:0>							
22.46	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
23.10	FLTEN2	MSEL	2<1:0>		F	SEL2<4:0>					
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
10.0	FLTEN1	MSEL	1<1:0>		F	SEL1<4:0>					
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7.0	FLTEN0	MSEL	0<1:0>			SEL0<4:0>					

REGISTER 24-10: CIFLTCON0: CAN FILTER CONTROL REGISTER 0

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31	FLTEN3: Filter 3 Enable bit
	1 = Filter is enabled
	0 = Filter is disabled
bit 30-29	MSEL3<1:0>: Filter 3 Mask Select bits
	11 = Acceptance Mask 3 selected
	10 = Acceptance Mask 2 selected
	01 = Acceptance Mask 1 selected
	00 = Acceptance Mask 0 selected
bit 28-24	FSEL3<4:0>: FIFO Selection bits
	11111 = Message matching filter is stored in FIFO buffer 31
	11110 = Message matching filter is stored in FIFO buffer 30
	•
	00001 = Message matching filter is stored in FIFO buffer 1
	00000 = Message matching filter is stored in FIFO buffer 0
bit 23	FLTEN2: Filter 2 Enable bit
	1 = Filter is enabled
	0 = Filter is disabled
bit 22-21	MSEL2<1:0>: Filter 2 Mask Select bits
	11 = Acceptance Mask 3 selected
	10 = Acceptance Mask 2 selected
	01 = Acceptance Mask 1 selected
bit 20-16	FSEL2<4:0>: FIFO Selection bits
	11111 = Message matching filter is stored in FIFO buffer 31
	11110 = Message matching filter is stored in FIFO buffer 30
	•
	•
	00001 = Message matching filter is stored in FIFO buffer 1
	00000 = Message matching filter is stored in FIFO buffer 0

Note: The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
21.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
31:24	FLTEN19	MSEL1	9<1:0>	:0> FSEL19<4:0>					
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
23.10	FLTEN18	MSEL1	8<1:0>	FSEL18<4:0>					
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15:8	FLTEN17	MSEL1	7<1:0>			FSEL17<4:0:	>		
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7:0	FLTEN16	MSEL1	6<1:0>	FSEL16<4:0>					

REGISTER 24-14: CIFLTCON4: CAN FILTER CONTROL REGISTER 4

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31	FLTEN19: Filter 19 Enable bit
	1 = Filter is enabled
	0 = Filter is disabled
bit 30-29	MSEL19<1:0>: Filter 19 Mask Select bits
	11 = Acceptance Mask 3 selected
	10 = Acceptance Mask 2 selected
	01 = Acceptance Mask 1 selected
	00 = Acceptance Mask 0 selected
bit 28-24	FSEL19<4:0>: FIFO Selection bits
	11111 = Message matching filter is stored in FIFO buffer 31
	11110 = Message matching filter is stored in FIFO buffer 30
	•
	00001 = Message matching filter is stored in FIFO buffer 1
	00000 = Message matching filter is stored in FIFO buffer 0
bit 23	FLTEN18: Filter 18 Enable bit
	1 = Filter is enabled
	0 = Filter is disabled
bit 22-21	MSEL18<1:0>: Filter 18 Mask Select bits
	11 = Acceptance Mask 3 selected
	10 = Acceptance Mask 2 selected
	01 = Acceptance Mask 1 selected
	00 = Acceptance Mask 0 selected
bit 20-16	FSEL18<4:0>: FIFO Selection bits
	11111 = Message matching filter is stored in FIFO buffer 31
	11110 = Message matching filter is stored in FIFO buffer 30
	•
	00001 = Message matching filter is stored in FIFO buffer 1
	00000 = Message matching filter is stored in FIFO buffer 0
Note:	The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

REGISTER 25-11: ETHRXFC: ETHERNET CONTROLLER RECEIVE FILTER CONFIGURATION REGISTER (CONTINUED) bit 7 **CRCERREN:** CRC Error Collection Enable bit 1 = The received packet CRC must be invalid for the packet to be accepted 0 = Disable CRC Error Collection filtering This bit allows the user to collect all packets that have an invalid CRC. CRCOKEN: CRC OK Enable bit bit 6 1 = The received packet CRC must be valid for the packet to be accepted 0 = Disable CRC filtering This bit allows the user to reject all packets that have an invalid CRC. RUNTERREN: Runt Error Collection Enable bit bit 5 1 = The received packet must be a runt packet for the packet to be accepted 0 = Disable Runt Error Collection filtering This bit allows the user to collect all packets that are runt packets. For this filter, a runt packet is defined as any packet with a size of less than 64 bytes (when CRCOKEN = 0) or any packet with a size of less than 64 bytes that has a valid CRC (when CRCOKEN = 1). bit 4 RUNTEN: Runt Enable bit 1 = The received packet must not be a runt packet for the packet to be accepted 0 = Disable Runt filtering This bit allows the user to reject all runt packets. For this filter, a runt packet is defined as any packet with a size of less than 64 bytes. bit 3 UCEN: Unicast Enable bit 1 = Enable Unicast Filtering 0 = Disable Unicast Filtering This bit allows the user to accept all unicast packets whose Destination Address matches the Station Address. bit 2 NOTMEEN: Not Me Unicast Enable bit 1 = Enable Not Me Unicast Filtering 0 = Disable Not Me Unicast Filtering This bit allows the user to accept all unicast packets whose Destination Address does not match the Station Address. bit 1 MCEN: Multicast Enable bit 1 = Enable Multicast Filtering 0 = Disable Multicast Filtering This bit allows the user to accept all Multicast Address packets.

bit 0 BCEN: Broadcast Enable bit

- 1 = Enable Broadcast Filtering
- 0 = Disable Broadcast Filtering

This bit allows the user to accept all Broadcast Address packets.

- **Note 1:** XOR = True when either one or the other conditions are true, but not both.
 - 2: This Hash Table Filter match is active regardless of the value of the HTEN bit.
 - 3: This Magic Packet Filter match is active regardless of the value of the MPEN bit.

```
Note 1:
          This register is only used for RX operations.
      2:
          The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0.
```

REGISTER 25-28: EMAC1MAXF: ETHERNET CONTROLLER MAC MAXIMUM FRAME LENGTH REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31.24		—		—	—	—		—			
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
23.10	—	—	_	—	—	—	_	—			
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1			
	MACMAXF<15:8> ⁽¹⁾										
7:0	R/W-1	R/W-1	R/W-1	R/W-0	R/W-1	R/W-1	R/W-1	R/W-0			
		MACMAXF<7:0> ⁽¹⁾									

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 MACMAXF<15:0>: Maximum Frame Length bits⁽¹⁾

These bits reset to 0x05EE, which represents a maximum receive frame of 1518 octets. An untagged maximum size Ethernet frame is 1518 octets. A tagged frame adds four octets for a total of 1522 octets. If a shorter/longer maximum length restriction is desired, program this 16-bit field.

Note 1: If a proprietary header is allowed, this bit should be adjusted accordingly. For example, if 4-byte headers are prepended to frames, MACMAXF could be set to 1527 octets. This would allow the maximum VLAN tagged frame plus the 4-byte header.

Note: Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

27.1 Control Register

TABLE 27-1: COMPARATOR VOLTAGE REFERENCE REGISTER MAP

Virtual Address (BF80_#) Register Name ⁽¹⁾									Bits									ú	
	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
		04.40																	
0000		31:16	_	—		_	_			_	_	_			_		_	_	0000
9800	CVRCON	15:0	ON	_	-	-		VREFSEL ⁽²⁾	BGSEL	<1:0> ⁽²⁾	_	CVROE	CVRR	CVRSS		CVR<	3:0>		0100

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

2: These bits are not available on PIC32MX575/675/695/775/795 devices. On these devices, reset value for CVRCON is '0000'.

29.2 On-Chip Voltage Regulator

All PIC32MX5XX/6XX/7XX devices' core and digital logic are designed to operate at a nominal 1.8V. To simplify system designs, most devices in the PIC32MX-5XX/6XX/7XX family incorporate an on-chip regulator providing the required core logic voltage from VDD.

A low-ESR capacitor (such as tantalum) must be connected to the VCAP pin (see Figure 29-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in **Section 32.1 "DC Characteristics"**.

Note: It is important that the low-ESR capacitor is placed as close as possible to the VCAP pin.

29.2.1 ON-CHIP REGULATOR AND POR

It takes a fixed delay for the on-chip regulator to generate an output. During this time, designated as TPU, code execution is disabled. TPU is applied every time the device resumes operation after any power-down, including Sleep mode.

29.2.2 ON-CHIP REGULATOR AND BOR

PIC32MX5XX/6XX/7XX devices also have a simple brown-out capability. If the voltage supplied to the regulator is inadequate to maintain a regulated level, the regulator Reset circuitry will generate a Brown-out Reset (BOR). This event is captured by the BOR flag bit (RCON<1>). The brown-out voltage levels are specified in **Section 32.1 "DC Characteristics"**.

FIGURE 29-1: CONNECTIONS FOR THE ON-CHIP REGULATOR



29.3 **Programming and Diagnostics**

PIC32MX5XX/6XX/7XX devices provide a complete range of programming and diagnostic features that can increase the flexibility of any application using them. These features allow system designers to include:

- Simplified field programmability using two-wire In-Circuit Serial Programming[™] (ICSP[™]) interfaces
- Debugging using ICSP
- Programming and debugging capabilities using the EJTAG extension of JTAG
- JTAG boundary scan testing for device and board diagnostics

PIC32 devices incorporate two programming and diagnostic modules, and a trace controller, that provide a range of functions to the application developer.

FIGURE 29-2:

PROGRAMMING, DEBUGGING, AND TRACE PORTS BLOCK DIAGRAM



DC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$								
Param. No.	Typical ⁽³⁾	Max.	Units	5							
Operati	Operating Current (IDD) ^(1,2,4) for PIC32MX575/675/695/775/795 Family Devices										
DC20	6	9	mA	Code executing from Flash	-40ºC, +25ºC, +85ºC	_	4 MHz				
DC20b	7	10			+105⁰C						
DC20a	4	—		Code executing from SRAM	_						
DC21	37	40	mΔ	Code executing from Flash		_	25 MHz				
DC21a	25	—		Code executing from SRAM			20 10112				
DC22	64	70	m۸	Code executing from Flash			60 MH-				
DC22a	61	—	IIIA	Code executing from SRAM	_	_	00 1011 12				
DC23	85	98	mA	Code executing from Flash	-40ºC, +25ºC, +85ºC	_	80 MHz				
DC23b	90	120			+105⁰C]					
DC23a	85	_	- Code executing from SRAM —								
DC25a	125	150	μΑ	_	+25°C	3.3V	LPRC (31 kHz)				

TABLE 32-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

Note 1: A device's IDD supply current is mainly a function of the operating voltage and frequency. Other factors, such as PBCLK (Peripheral Bus Clock) frequency, number of peripheral modules enabled, internal code execution pattern, execution from Program Flash memory vs. SRAM, I/O pin loading and switching rate, oscillator type, as well as temperature, can have an impact on the current consumption.

- 2: The test conditions for IDD measurements are as follows:
 - Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
 - OSC2/CLKO is configured as an I/O input pin
 - USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8
 - CPU, program Flash, and SRAM data memory are operational, program Flash memory Wait states = 111, Program Cache and Prefetch are disabled and SRAM data memory Wait states = 1
 - No peripheral modules are operating, (ON bit = 0)
 - WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
 - All I/O pins are configured as inputs and pulled to Vss
 - MCLR = VDD
 - CPU executing while(1) statement from Flash
 - RTCC and JTAG are disabled
- **3:** Data in "Typical" column is at 3.3V, 25°C at specified operating frequency unless otherwise stated. Parameters are for design guidance only and are not tested.
- **4:** All parameters are characterized, but only those parameters listed for 4 MHz and 80 MHz are tested at 3.3V in manufacturing.







34.2 Package Details

The following sections give the technical details of the packages.

64-Lead Plastic Thin Quad Flatpack (PT)-10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







SIDE VIEW

Microchip Technology Drawing C04-085C Sheet 1 of 2

EMAC1SA0 (Ethernet Controller MAC Station Address
EMAC1SA1 (Ethernet Controller MAC Station Address
EMAC1SA2 (Ethernet Controller MAC Station Address
EMAC1SUPP (Ethernet Controller MAC PHY Support) . 313
EMAC1TEST (Ethernet Controller MAC Test)
ETHCON1 (Ethernet Controller Control 1)
ETHCON2 (Ethernet Controller Control 2)
ETHFCSERR (Ethernet Controller Frame Check Se-
quence Error Statistics)
OK Statistics)
ETHFRMTXOK (Ethernet Controller Frames Transmit-
ted OK Statistics) 300
ETHHT0 (Ethernet Controller Hash Table 0)
ETHEN (Ethernet Controller Hash Table 1)
ETHIEN (Ethernet Controller Interrupt Enable)
ETHMCOLFRM (Ethernet Controller Multiple Collision
Frames Statistics) 302
ETHPM0 (Ethernet Controller Pattern Match Offset) 290
ETHPMCS (Ethernet Controller Pattern Match Check-
ETHRXEC (Ethernet Controller Receive Filter Configura-
tion)
ETHRXOVFLOW (Ethernet Controller Receive Overflow
Statistics)
ETHRXST (Ethernet Controller RX Packet Descriptor
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address) 287 ETHRXWM (Ethernet Controller Receive Watermarks) . 293 ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics) 301 ETHSTAT (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller TX Packet Descriptor Start Address) 287 I2CxCON (I2C Control) 199 I2CxCON (I2C Status) 201 ICxCON (Input Capture 'x' Control) 183
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address) 287 ETHRXWM (Ethernet Controller Receive Watermarks) 293 ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics) 301 ETHSTAT (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller TX Packet Descriptor Start Address) 287 I2CxCON (I2C Control) 199 I2CxSTAT (I2C Status) 201 ICxCON (Input Capture 'x' Control) 183 IECx (Interrupt Enable Control) 91
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address) 287 ETHRXWM (Ethernet Controller Receive Watermarks) 293 ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics) 301 ETHSTAT (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller TX Packet Descriptor Start Address) 287 I2CxCON (I2C Control) 199 I2CxSTAT (I2C Status) 201 ICxCON (Input Capture 'x' Control) 183 IECx (Interrupt Enable Control) 91 INTCON (Interrupt Control) 91
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address) 287 ETHRXWM (Ethernet Controller Receive Watermarks) 293 ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics) 301 ETHSTAT (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller TX Packet Descriptor Start Address) 287 I2CxCON (I2C Control) 199 I2CxSTAT (I2C Status) 201 ICxCON (Input Capture 'x' Control) 183 IECx (Interrupt Enable Control) 91 IFSx (Interrupt Flag Status) 91 INTCON (Interrupt Control) 89 INTSTAT (Interrupt Status) 90
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address) 287 ETHRXWM (Ethernet Controller Receive Watermarks) . 293 ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics) 301 ETHSTAT (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller TX Packet Descriptor Start Address) 287 I2CxCON (I2C Control) 199 I2CxSTAT (I2C Status) 201 ICxCON (Input Capture 'x' Control) 183 IECx (Interrupt Enable Control) 91 IFSx (Interrupt Flag Status) 91 INTCON (Interrupt Control) 89 INTSTAT (Interrupt Status) 90 IPCx (Interrupt Priority Control) 92
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address) 287 ETHRXWM (Ethernet Controller Receive Watermarks) . 293 ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics) 301 ETHSTAT (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller TX Packet Descriptor Start Address) 287 I2CxCON (I2C Control) 199 I2CxSTAT (I2C Status) 201 ICxCON (Input Capture 'x' Control) 183 IECx (Interrupt Enable Control) 91 IFSx (Interrupt Flag Status) 91 INTCON (Interrupt Control) 89 INTSTAT (Interrupt Status) 90 IPCx (Interrupt Priority Control) 92 NVMADDR (Flash Address) 66
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address) 287 ETHRXWM (Ethernet Controller Receive Watermarks) . 293 ETHSCOLFRM (Ethernet Controller Receive Watermarks) . 301 ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics) 301 ETHSTAT (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller TX Packet Descriptor Start Address) 287 I2CxCON (I2C Control) 199 I2CxSTAT (I2C Status) 201 ICxCON (Input Capture 'x' Control) 183 IECx (Interrupt Enable Control) 91 IFSx (Interrupt Flag Status) 91 INTCON (Interrupt Control) 89 INTSTAT (Interrupt Status) 90 IPCx (Interrupt Priority Control) 92 NVMADDR (Flash Address) 66 NVMCON (Programming Control) 65
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address) 287 ETHRXWM (Ethernet Controller Receive Watermarks) . 293 ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics) 301 ETHSTAT (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller TX Packet Descriptor Start Address) 287 I2CxCON (I2C Control) 199 I2CxSTAT (I2C Status) 201 ICxCON (Input Capture 'x' Control) 183 IECx (Interrupt Enable Control) 91 IFSx (Interrupt Flag Status) 91 INTCON (Interrupt Control) 89 INTSTAT (Interrupt Status) 90 IPCx (Interrupt Priority Control) 92 NVMADDR (Flash Address) 66 NVMDATA (Flash Program Data) 67
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address) 287 ETHRXWM (Ethernet Controller Receive Watermarks) 293 ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics) 301 ETHSTAT (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller TX Packet Descriptor Start Address) 287 I2CxCON (I2C Control) 199 I2CxSTAT (I2C Status) 201 ICxCON (Input Capture 'x' Control) 183 IECx (Interrupt Enable Control) 91 IFSx (Interrupt Flag Status) 91 INTCON (Interrupt Control) 89 INTSTAT (Interrupt Status) 90 IPCx (Interrupt Priority Control) 92 NVMADDR (Flash Address) 66 NVMCON (Programming Control) 65 NVMKEY (Programming Unlock) 66 NVMSRCADDR (Source Data Address) 67
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address) 287 ETHRXWM (Ethernet Controller Receive Watermarks). 293 ETHSCOLFRM (Ethernet Controller Receive Watermarks). 293 ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics) 301 ETHSTAT (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller TX Packet Descriptor Start Address) 287 I2CxCON (I2C Control) 199 I2CxSTAT (I2C Status) 201 ICxCON (Input Capture 'x' Control) 183 IECx (Interrupt Enable Control) 91 IFSx (Interrupt Flag Status) 91 INTCON (Interrupt Control) 89 INTSTAT (Interrupt Status) 90 IPCx (Interrupt Priority Control) 92 NVMADDR (Flash Address) 66 NVMCON (Programming Control) 65 NVMKEY (Programming Unlock) 66 NVMSRCADDR (Source Data Address) 67 OCXCON (Output Compare 'x' Control) 187 OSCCON (Oscillator Control) 97 DEAPT (Dereferth Control) 97
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address) 287 ETHRXWM (Ethernet Controller Receive Watermarks) . 293 ETHSCOLFRM (Ethernet Controller Receive Watermarks) . 293 ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics) 301 ETHSTAT (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller TX Packet Descriptor Start Address) 287 I2CxCON (I2C Control) 199 I2CxSTAT (I2C Status) 201 ICxCON (Input Capture 'x' Control) 183 IECx (Interrupt Enable Control) 91 IFSx (Interrupt Flag Status) 91 INTCON (Interrupt Control) 89 INTSTAT (Interrupt Status) 90 IPCx (Interrupt Priority Control) 92 NVMADDR (Flash Address) 66 NVMCON (Programming Unlock) 66 NVMKEY (Programming Unlock) 67 OXCCON (Output Compare 'x' Control) 187 OSCCON (Oscillator Control) 97 OSCTUN (FRC Tuning) 100 PFABT (Prefetch Cache Abort Statistics) 110 PMADDR (Parallel Port Address) 217
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address) 287 ETHRXWM (Ethernet Controller Receive Watermarks) 293 ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics) 301 ETHSTAT (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller TX Packet Descriptor Start Address) 287 I2CxCON (I2C Control) 199 I2CxSTAT (I2C Status) 201 ICxCON (Input Capture 'x' Control) 183 IECx (Interrupt Enable Control) 91 INTCON (Interrupt Control) 89 INTCON (Interrupt Control) 90 IPCx (Interrupt Priority Control) 92 NVMADDR (Flash Address) 66 NVMCON (Programming Control) 65 NVMKEY (Programming Unlock) 66 NVMSRCADDR (Source Data Address) 67 OSCCON (Output Compare 'x' Control) 187 OSCCON (Oscillator Control) 97 OSCTUN (FRC Tuning) 100 PFABT (Prefetch Cache Abort Statistics) 217 PMAEN (Parallel Port Address) 217
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address) 287 ETHRXWM (Ethernet Controller Receive Watermarks) 293 ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics) 301 ETHSTAT (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller TX Packet Descriptor Start Address) 287 I2CxCON (I2C Control) 199 I2CxSTAT (I2C Status) 201 ICxCON (Input Capture 'x' Control) 183 IECx (Interrupt Enable Control) 91 IFSx (Interrupt Flag Status) 91 INTCON (Interrupt Control) 89 INTSTAT (Interrupt Status) 90 IPCx (Interrupt Priority Control) 92 NVMADDR (Flash Address) 66 NVMCON (Programming Control) 65 NVMKEY (Programming Unlock) 66 NVMSRCADDR (Source Data Address) 67 OCXCON (Output Compare 'x' Control) 187 OSCCON (Oscillator Control) 97 OSCTUN (FRC Tuning) 100 PFABT (Prefetch Cache Abort Statistics) 110 PMADDR (Parallel Port Address) 217 PMAEN (Parallel Port Pin Enable) 218
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address)
ETHRXST (Ethernet Controller RX Packet Descriptor Start Address) 287 ETHRXWM (Ethernet Controller Receive Watermarks). 293 ETHSCOLFRM (Ethernet Controller Single Collision Frames Statistics) 301 ETHSTAT (Ethernet Controller Status) 297 ETHTXST (Ethernet Controller TX Packet Descriptor Start Address) 287 I2CxCON (I2C Control) 199 I2CxSTAT (I2C Status) 201 ICxCON (Input Capture 'x' Control) 183 IECx (Interrupt Enable Control) 91 IFSX (Interrupt Flag Status) 91 INTCON (Interrupt Control) 89 INTSTAT (Interrupt Status) 90 IPCx (Interrupt Priority Control) 92 NVMADDR (Flash Address) 66 NVMCON (Programming Unlock) 66 NVMKEY (Programming Unlock) 67 OSCCON (Output Compare 'x' Control) 187 OSCCON (Oscillator Control) 97 OSCTUN (FRC Tuning) 100 PFABT (Prefetch Cache Abort Statistics) 110 PMADDR (Parallel Port Address) 217 PMADN (Parallel Port Address) 217 PMADDR (Parallel Port Mode) 213 <td< td=""></td<>

RTCCON (RTC Control)	223
RTCDATE (RTC Date Value)	228
RTCTIME (RTC Time Value)	227
SPIxCON (SPI Control)	191
SPIxSTAT (SPI Status)	193
T1CON (Type A Timer Control)	169
TPTMR (Temporal Proximity Timer)	. 90
TxCON (Type B Timer Control)	174
U1ADDR (USB Address)	150
U1BDTP1 (USB BDT Page 1)	152
U1BDTP2 (USB BDT Page 2)	153
U1BDTP3 (USB BDT Page 3)	153
U1CNFG1 (USB Configuration 1)	154
U1CON (USB Control)	148
U1EIE (USB Error Interrupt Enable)	146
U1EIR (USB Error Interrupt Status)	145
U1EP0-U1EP15 (USB Endpoint Control)	155
U1FRMH (USB Frame Number High)	151
U1FRML (USB Frame Number Low)	150
U1IE (USB Interrupt Enable)	144
U1IR (USB Interrupt)	143
U1OTGCON (USB OTG Control)	141
U1OTGIE (USB OTG Interrupt Enable)	139
U1OTGIR (USB OTG Interrupt Status)	138
U1OTGSTAT (USB OTG Status)	140
U1PWRC (USB Power Control)	142
U1SOF (USB SOF Threshold)	152
U1STAT (USB Status)	147
U1TOK (USB Token)	151
UxMODE (UARTx Mode)	207
UxSTA (UARTx Status and Control)	209
WDTCON (Watchdog Timer Control)	179
Resets	. 69
Revision History	420
RTCALRM (RTC ALARM Control)	225

S

Serial Peripheral Interface (SPI)	189
Software Simulator (MPLAB X SIM)	349
Special Features	333

т

Timer1 Module Timer2/3, Timer4/5 Modules Timing Diagrams	167 171
10-bit Analog-to-Digital Conversion (ASAM = 0.	SS-
RC<2:0> = 000)	392
10-bit Analog-to-Digital Conversion (ASAM = 1,	SS-
RC<2:0> = 111, SAMC<4:0> = 00001)	393
CAN I/O	385
EJTAG	398
External Clock	366
I/O Characteristics	369
I2Cx Bus Data (Master Mode)	381
I2Cx Bus Data (Slave Mode)	383
I2Cx Bus Start/Stop Bits (Master Mode)	381
I2Cx Bus Start/Stop Bits (Slave Mode)	383
Input Capture (CAPx)	374
OCx/PWM	375
Output Compare (OCx)	374
Parallel Master Port Read	395
Parallel Master Port Write	396
Parallel Slave Port	394
SPIx Master Mode (CKE = 0)	376
SPIx Master Mode (CKE = 1)	377
SPIx Slave Mode (CKE = 0)	378

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PIC32 MX 5XX F 512 H T - 80 I / PT - XXX Example: Microchip Brand	
Flash Memory Family	
Architecture	MX = 32-bit RISC MCU core
Product Groups	5XX = General purpose microcontroller family 6XX = General purpose microcontroller family 7XX = General purpose microcontroller family
Flash Memory Family	F = Flash program memory
Program Memory Size	64 = 64K 128 = 128K 256 = 256K 512 = 512K
Pin Count	H = 64-pin L = 100-pin, 121-pin, 124-pin
Speed (see Note 1)	Blank or 80 = 80 MHz
Temperature Range	I = -40°C to +85°C (Industrial) V = -40°C to +105°C (V-Temp)
Package	PT = 64-Lead (10x10x1 mm) TQFP (Thin Quad Flatpack) PT = 100-Lead (12x12x1 mm) TQFP (Thin Quad Flatpack) PF = 100-Lead (14x14x1 mm) TQFP (Thin Quad Flatpack) MR = 64-Lead (9x9x0.9 mm) QFN (Plastic Quad Flat) BG = 121-Lead (10x10x1.1 mm) TFBGA (Plastic Thin Profile Ball Grid Array) TL = 124-Lead (9x9x0.9 mm) VTLA (Very Thin Leadless Array)
Pattern	Three-digit QTP, SQTP, Code or Special Requirements (blank otherwise) ES = Engineering Sample
Note 1: This option is not available for PIC32MX534/564/664/764 devices.	