

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	Ethernet, I ² C, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	85
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx664f128l-v-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 6:PIN NAMES FOR 64-PIN USB, ETHERNET, AND CAN DEVICES

64-PIN QFN⁽³⁾ AND TQFP (TOP VIEW)

PIC32MX764F128H PIC32MX775F256H PIC32MX775F512H PIC32MX795F512H

	64	1	
		(3)	64
			TQFP
Pin #	Full Pin Name	Pin #	Full Pin Name
1	ETXEN/PMD5/RE5	33	USBID/RF3
2	ETXD0/PMD6/RE6	34	VBUS
3	ETXD1/PMD7/RE7	35	VUSB3V3
4	SCK2/U6TX/U3RTS/PMA5/CN8/RG6	36	D-/RG3
5	SDA4/SDI2/U3RX/PMA4/CN9/RG7	37	D+/RG2
6	SCL4/SDO2/U3TX/PMA3/CN10/RG8	38	Vdd
7	MCLR	39	OSC1/CLKI/RC12
8	SS2/U6RX/U3CTS/PMA2/CN11/RG9	40	OSC2/CLKO/RC15
9	Vss	41	Vss
10	Vdd	42	RTCC/AERXD1/ETXD3/IC1/INT1/RD8
11	AN5/C1IN+/VBUSON/CN7/RB5	43	AERXD0/ETXD2/SS3/U4RX/U1CTS/SDA1/IC2/INT2/RD9
12	AN4/C1IN-/CN6/RB4	44	ECOL/AECRSDV/SCL1/IC3/PMCS2/PMA15/INT3/RD10
13	AN3/C2IN+/CN5/RB3	45	ECRS/AEREFCLK/IC4/PMCS1/PMA14/INT4/RD11
14	AN2/C2IN-/CN4/RB2	46	OC1/INT0/RD0
15	PGEC1/AN1/VREF-/CVREF-/CN3/RB1	47	SOSCI/CN1/RC13
16	PGED1/AN0/VREF+/CVREF+/PMA6/CN2/RB0	48	SOSCO/T1CK/CN0/RC14
17	PGEC2/AN6/OCFA/RB6	49	EMDIO/AEMDIO/SCK3/U4TX/U1RTS/OC2/RD1
18	PGED2/AN7/RB7	50	SDA3/SDI3/U1RX/OC3/RD2
19	AVdd	51	SCL3/SDO3/U1TX/OC4/RD3
20	AVss	52	OC5/IC5/PMWR/CN13/RD4
21	AN8/C2TX ⁽²⁾ /SS4/U5RX/U2CTS/C1OUT/RB8	53	PMRD/CN14/RD5
22	AN9/C2OUT/PMA7/RB9	54	AETXEN/ETXERR/CN15/RD6
23	TMS/AN10/CVREFOUT/PMA13/RB10	55	ETXCLK/AERXERR/CN16/RD7
24	TDO/AN11/PMA12/RB11	56	VCAP
25	Vss	57	Vdd
26	Vdd	58	C1RX/AETXD1/ERXD3/RF0
27	TCK/AN12/PMA11/RB12	59	C1TX/AETXD0/ERXD2/RF1
28	TDI/AN13/PMA10/RB13	60	ERXD1/PMD0/RE0
29	AN14/C2RX ⁽²⁾ /SCK4/U5TX/U2RTS/PMALH/PMA1/RB14	61	ERXD0/PMD1/RE1
30	AN15/EMDC/AEMDC/OCFB/PMALL/PMA0/CN12/RB15	62	ERXDV/ECRSDV/PMD2/RE2
31	AC1TX/SDA5/SDI4/U2RX/PMA9/CN17/RF4	63	ERXCLK/EREFCLKPMD3/RE3
32	AC1RX/SCL5/SDO4/U2TX/PMA8/CN18/RF5	64	ERXERR/PMD4/RE4

Note 1: Shaded pins are 5V tolerant.

2: This pin is not available on PIC32MX765F128H devices.

3: The metal plane at the bottom of the QFN device is not connected to any pins and is recommended to be connected to Vss externally.

		Pin Nur	nber ⁽¹⁾		D !	D	
Pin Name	64-Pin QFN/TQFP	100-Pin TQFP	121-Pin TFBGA	124-pin VTLA	Ріп Туре	Buffer Type	Description
RD0	46	72	D9	B39	I/O	ST	PORTD is a bidirectional I/O port
RD1	49	76	A11	A52	I/O	ST	
RD2	50	77	A10	B42	I/O	ST	
RD3	51	78	B9	A53	I/O	ST	
RD4	52	81	C8	B44	I/O	ST	
RD5	53	82	B8	A55	I/O	ST	
RD6	54	83	D7	B45	I/O	ST	
RD7	55	84	C7	A56	I/O	ST	1
RD8	42	68	E9	B37	I/O	ST	1
RD9	43	69	E10	A45	I/O	ST	
RD10	44	70	D11	B38	I/O	ST	
RD11	45	71	C11	A46	I/O	ST	1
RD12	_	79	A9	B43	I/O	ST	1
RD13	_	80	D8	A54	I/O	ST	1
RD14	_	47	L9	B26	I/O	ST	1
RD15	_	48	K9	A31	I/O	ST	1
RE0	60	93	A4	B52	I/O	ST	PORTE is a bidirectional I/O port
RE1	61	94	B4	A64	I/O	ST	
RE2	62	98	B3	A66	I/O	ST	1
RE3	63	99	A2	B56	I/O	ST	1
RE4	64	100	A1	A67	I/O	ST	
RE5	1	3	D3	B2	I/O	ST	
RE6	2	4	C1	A4	I/O	ST	
RE7	3	5	D2	B3	I/O	ST	
RE8	_	18	G1	A11	I/O	ST	
RE9	_	19	G2	B10	I/O	ST	
RF0	58	87	B6	B49	I/O	ST	PORTF is a bidirectional I/O port
RF1	59	88	A6	A60	I/O	ST	1
RF2	_	52	K11	A36	I/O	ST	
RF3	33	51	K10	A35	I/O	ST]
RF4	31	49	L10	B27	I/O	ST]
RF5	32	50	L11	A32	I/O	ST]
RF8	—	53	J10	B29	I/O	ST]
RF12	—	40	K6	A27	I/O	ST	1
RF13	—	39	L6	B22	I/O	ST]
Legend: (CMOS = CMC	S compatib	le input or c	output	A	nalog = A	Analog input P = Power
5	ST = Schmitt	Frigger input	t with CMO	S levels	0	= Outpu	t I = Input
I	IL = IIL INP	ut buffer					

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Pin numbers are only provided for reference. See the "Device Pin Tables" section for device pin availability.

2: See 25.0 "Ethernet Controller" for more information.

PIC32MX5XX/6XX/7XX

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

		Pin Nun	nber ⁽¹⁾						
Pin Name	64-Pin QFN/TQFP	100-Pin TQFP	121-Pin TFBGA	124-pin VTLA	Pin Type	Buffer Type	Description		
TMS	23	17	G3	B9	I	ST	JTAG Test mode select pin		
TCK	27	38	J6	A26	I	ST	JTAG test clock input pin		
TDI	28	60	G11	A40	I	ST	JTAG test data input pin		
TDO	24	61	G9	B33	0		JTAG test data output pin		
RTCC	42	68	E9	B37	0		Real-Time Clock alarm output		
CVREF-	15	28	L2	A21	I	Analog	Comparator Voltage Reference (low)		
CVREF+	16	29	K3	B17	I	Analog	Comparator Voltage Reference (high)		
CVREFOUT	23	34	L5	A24	0	Analog	Comparator Voltage Reference output		
C1IN-	12	21	H2	B11	I	Analog	Comparator 1 negative input		
C1IN+	11	20	H1	A12	I	Analog	Comparator 1 positive input		
C1OUT	21	32	K4	A23	0		Comparator 1 output		
C2IN-	14	23	J2	B13	I	Analog	Comparator 2 negative input		
C2IN+	13	22	J1	A13	I	Analog	Comparator 2 positive input		
C2OUT	22	33	L4	B19	0	—	Comparator 2 output		
PMA0	30	44	L8	A29	I/O	TTL/ST	Parallel Master Port Address bit 0 inpu (Buffered Slave modes) and output (Master modes)		
PMA1	29	43	K7	B24	I/O	TTL/ST	Parallel Master Port Address bit 1 input (Buffered Slave modes) and output (Master modes)		
PMA2	8	14	F3	A9	0	_	Parallel Master Port address		
PMA3	6	12	F2	A8	0		(Demultiplexed Master modes)		
PMA4	5	11	F4	B6	0				
PMA5	4	10	E3	A7	0				
PMA6	16	29	K3	B17	0				
PMA7	22	28	L2	A21	0				
PMA8	32	50	L11	A32	0				
PMA9	31	49	L10	B27	0				
PMA10	28	42	L7	A28	0				
PMA11	27	41	J7	B23	0				
PMA12	24	35	J5	B20	0				
PMA13	23	34	L5	A24	0				
PMA14	45	71	C11	A46	0				
PMA15	44	70	D11	B38	0				
PMCS1	45	71	C11	A46	0		Parallel Master Port Chip Select 1 strobe		
PMCS2	44	70	D11	B38	0	—	Parallel Master Port Chip Select 2 strobe		
Legend: C S T	MOS = CMC T = Schmitt T TL = TTL ing	S compatib Frigger input ut buffer	le input or c t with CMO	output S levels	A C	nalog = A = Outpu	Analog input P = Power t I = Input		

Note 1: Pin numbers are only provided for reference. See the "Device Pin Tables" section for device pin availability.

2: See 25.0 "Ethernet Controller" for more information.

	Pin Number ⁽¹⁾				,				
Pin Name	64-Pin QFN/TQFP	100-Pin TQFP	121-Pin TFBGA	124-pin VTLA	Pin Type	Buffer Type	Description		
PMD0	60	93	A4	B52	I/O	TTL/ST	Parallel Master Port data		
PMD1	61	94	B4	A64	I/O	TTL/ST	(Demultiplexed Master mode) or		
PMD2	62	98	B3	A66	I/O	TTL/ST	address/data (Multiplexed Master		
PMD3	63	99	A2	B56	I/O	TTL/ST	modes)		
PMD4	64	100	A1	A67	I/O	TTL/ST			
PMD5	1	3	D3	B2	I/O	TTL/ST			
PMD6	2	4	C1	A4	I/O	TTL/ST			
PMD7	3	5	D2	B3	I/O	TTL/ST			
PMD8	_	90	A5	A61	I/O	TTL/ST			
PMD9	_	89	E6	B50	I/O	TTL/ST			
PMD10		88	A6	A60	I/O	TTL/ST			
PMD11		87	B6	B49	I/O	TTL/ST			
PMD12	_	79	A9	B43	I/O	TTL/ST			
PMD13	_	80	D8	A54	I/O	TTL/ST			
PMD14	—	83	D7	B45	I/O	TTL/ST			
PMD15	—	84	C7	A56	I/O	TTL/ST			
PMALL	30	44	L8	A29	0	_	Parallel Master Port address latch enable low byte (Multiplexed Master modes)		
PMALH	29	43	K7	B24	0		Parallel Master Port address latch enable high byte (Multiplexed Master modes)		
PMRD	53	82	B8	A55	0		Parallel Master Port read strobe		
PMWR	52	81	C8	B44	0		Parallel Master Port write strobe		
VBUS	34	54	H8	A37	I	Analog	USB bus power monitor		
VUSB3V3	35	55	H9	B30	Р	_	USB internal transceiver supply. If the USB module is <i>not</i> used, this pin must be connected to VDD.		
VBUSON	11	20	H1	A12	0		USB Host and OTG bus power control output		
D+	37	57	H10	B31	I/O	Analog	USB D+		
D-	36	56	J11	A38	I/O	Analog	USB D-		
USBID	33	51	K10	A35	I	ST	USB OTG ID detect		
C1RX	58	87	B6	B49	I	ST	CAN1 bus receive pin		
C1TX	59	88	A6	A60	0		CAN1 bus transmit pin		
AC1RX	32	40	K6	A27	I	ST	Alternate CAN1 bus receive pin		
AC1TX	31	39	L6	B22	0		Alternate CAN1 bus transmit pin		
C2RX	29	90	A5	A61	Ι	ST	CAN2 bus receive pin		
C2TX	21	89	E6	B50	0		CAN2 bus transmit pin		
AC2RX	_	8	E2	A6	1	ST	Alternate CAN2 bus receive pin		
Legend: C	CMOS = CMC ST = Schmitt T	S compatib	le input or c t with CMOS	output S levels	A O	nalog = A = Outpu	nalog input P = Power t I = Input		

PINOLIT I/O DESCRIPTIONS (CONTINUED)

TTL = TTL input buffer

Note 1: Pin numbers are only provided for reference. See the "Device Pin Tables" section for device pin availability.

2: See 25.0 "Ethernet Controller" for more information.

3.2 Architecture Overview

The MIPS32 M4K processor core contains several logic blocks working together in parallel, providing an efficient high-performance computing engine. The following blocks are included with the core:

- Execution Unit
- Multiply/Divide Unit (MDU)
- System Control Coprocessor (CP0)
- Fixed Mapping Translation (FMT)
- Dual Internal Bus interfaces
- Power Management
- MIPS16e[®] Support
- Enhanced JTAG (EJTAG) Controller

3.2.1 EXECUTION UNIT

The MIPS32 M4K processor core execution unit implements a load/store architecture with single-cycle ALU operations (logical, shift, add, subtract) and an autonomous multiply/divide unit. The core contains thirty-two 32-bit General Purpose Registers (GPRs) used for integer operations and address calculation. One additional register file shadow set (containing thirty-two registers) is added to minimize context switching overhead during interrupt/exception processing. The register file consists of two read ports and one write port and is fully bypassed to minimize operation latency in the pipeline.

The execution unit includes:

- 32-bit adder used for calculating the data address
- Address unit for calculating the next instruction address
- Logic for branch determination and branch target address calculation
- · Load aligner
- Bypass multiplexers used to avoid stalls when executing instruction streams where data producing instructions are followed closely by consumers of their results
- Leading Zero/One detect unit for implementing the CLZ and CLO instructions
- Arithmetic Logic Unit (ALU) for performing bit-wise logical operations
- Shifter and store aligner

3.2.2 MULTIPLY/DIVIDE UNIT (MDU)

MIPS32 M4K processor core includes a Multiply/Divide Unit (MDU) that contains a separate pipeline for multiply and divide operations. This pipeline operates in parallel with the Integer Unit (IU) pipeline and does not stall when the IU pipeline stalls. This allows MDU operations to be partially masked by system stalls and/or other integer unit instructions.

The high-performance MDU consists of a 32x16 booth recoded multiplier, result/accumulation registers (HI and LO), a divide state machine, and the necessary multiplexers and control logic. The first number shown ('32' of 32x16) represents the *rs* operand. The second number ('16' of 32x16) represents the *rt* operand. The PIC32 core only checks the value of the latter (*rt*) operand to determine how many times the operation must pass through the multiplier. The 16x16 and 32x16 operations pass through the multiplier once. A 32x32 operation passes through the multiplier twice.

The MDU supports execution of one 16x16 or 32x16 multiply operation every clock cycle; 32x32 multiply operations can be issued every other clock cycle. Appropriate interlocks are implemented to stall the issuance of back-to-back 32x32 multiply operations. The multiply operand size is automatically determined by logic built into the MDU.

Divide operations are implemented with a simple 1 bit per clock iterative algorithm. An early-in detection checks the sign extension of the dividend (*rs*) operand. If *rs* is 8 bits wide, 23 iterations are skipped. For a 16 bit wide *rs*, 15 iterations are skipped and for a 24 bit wide *rs*, 7 iterations are skipped. Any attempt to issue a subsequent MDU instruction while a divide is still active causes an IU pipeline stall until the divide operation is completed.

Table 3-1 lists the repeat rate (peak issue rate of cycles until the operation can be reissued) and latency (number of cycles until a result is available) for the PIC32 core multiply and divide instructions. The approximate latency and repeat rates are listed in terms of pipeline clocks.

Opcode	Operand Size (mul <i>rt</i>) (div <i>rs</i>)	Latency	Repeat Rate						
MULT/MULTU, MADD/MADDU,	16 bits	1	1						
MSUB/MSUBU	32 bits	2	2						
MUL	16 bits	2	1						
	32 bits	3	2						
DIV/DIVU	8 bits	12	11						
	16 bits	19	18						
	24 bits	26	25						
	32 bits	33	32						

TABLE 3-1:MIPS32[®] M4K[®] CORE HIGH-PERFORMANCE INTEGER MULTIPLY/DIVIDE UNIT
LATENCIES AND REPEAT RATES

PIC32MX5XX/6XX/7XX

Coprocessor 0 also contains the logic for identifying and managing exceptions. Exceptions can be caused by a variety of sources, including alignment errors in data, external events or program errors. Table 3-3 lists the exception types in order of priority.

TABLE 3-3: PIC32MX5XX/6XX/7XX FAMILY CORE EXCEPTION TYPES

Exception	Description
Reset	Assertion MCLR or a Power-on Reset (POR).
DSS	EJTAG debug single step.
DINT	EJTAG debug interrupt. Caused by the assertion of the external <i>EJ_DINT</i> input or by setting the EjtagBrk bit in the ECR register.
NMI	Assertion of NMI signal.
Interrupt	Assertion of unmasked hardware or software interrupt signal.
DIB	EJTAG debug hardware instruction break matched.
AdEL	Fetch address alignment error. Fetch reference to protected address.
IBE	Instruction fetch bus error.
DBp	EJTAG breakpoint (execution of SDBBP instruction).
Sys	Execution of SYSCALL instruction.
Вр	Execution of BREAK instruction.
RI	Execution of a reserved instruction.
CpU	Execution of a coprocessor instruction for a coprocessor that is not enabled.
CEU	Execution of a CorExtend instruction when CorExtend is not enabled.
Ov	Execution of an arithmetic instruction that overflowed.
Tr	Execution of a trap (when trap condition is true).
DDBL/DDBS	EJTAG Data Address Break (address only) or EJTAG data value break on store (address + value).
AdEL	Load address alignment error. Load reference to protected address.
AdES	Store address alignment error. Store to protected address.
DBE	Load or store bus error.
DDBL	EJTAG data hardware breakpoint matched in load data compare.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31.24	—	—	—	—	—		—	—	
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	
23.10	—	—	—	—	—	—	—	SS0	
45.0	U-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	
15:8	—	—	—	MVEC	—	TPC<2:0>			
7.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7:0	_	_	_	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	

REGISTER 7-1: INTCON: INTERRUPT CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 31-17 Unimplemented: Read as '0'

- bit 16 **SS0:** Single Vector Shadow Register Set bit
 - 1 = Single vector is presented with a shadow register set
 - 0 = Single vector is not presented with a shadow register set
- bit 15-13 Unimplemented: Read as '0'
- bit 12 MVEC: Multiple Vector Configuration bit
 - 1 = Interrupt controller configured for Multi-vector mode
 - 0 = Interrupt controller configured for Single-vector mode
- bit 11 Unimplemented: Read as '0'
- bit 10-8 TPC<2:0>: Interrupt Proximity Timer Control bits
 - 111 = Interrupts of group priority 7 or lower start the Interrupt Proximity timer 110 = Interrupts of group priority 6 or lower start the Interrupt Proximity timer 101 = Interrupts of group priority 5 or lower start the Interrupt Proximity timer 100 = Interrupts of group priority 4 or lower start the Interrupt Proximity timer 011 = Interrupts of group priority 3 or lower start the Interrupt Proximity timer
 - 010 = Interrupts of group priority 2 or lower start the Interrupt Proximity timer
 - 001 = Interrupts of group priority 1 start the Interrupt Proximity timer
 - 000 = Disables Interrupt Proximity timer
- bit 7-5 Unimplemented: Read as '0'
- bit 4 INT4EP: External Interrupt 4 Edge Polarity Control bit
 - 1 = Rising edge
 - 0 = Falling edge
- bit 3 INT3EP: External Interrupt 3 Edge Polarity Control bit
 - 1 = Rising edge
 - 0 = Falling edge
- bit 2 INT2EP: External Interrupt 2 Edge Polarity Control bit
 - 1 = Rising edge
 - 0 = Falling edge
- bit 1 **INT1EP:** External Interrupt 1 Edge Polarity Control bit
 - 1 = Rising edge
 - 0 = Falling edge
- bit 0 INTOEP: External Interrupt 0 Edge Polarity Control bit
 - 1 = Rising edge
 - 0 = Falling edge

REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)

bit 18-16 PLLMULT<2:0>: Phase-Locked Loop (PLL) Multiplier bits

- 111 = Clock is multiplied by 24
- 110 = Clock is multiplied by 21
- 101 = Clock is multiplied by 20
- 100 = Clock is multiplied by 19
- 011 = Clock is multiplied by 18
- 010 =Clock is multiplied by 17
- 001 =Clock is multiplied by 16
- 000 =Clock is multiplied by 15
- bit 15 Unimplemented: Read as '0'
- bit 14-12 COSC<2:0>: Current Oscillator Selection bits
 - 111 = Internal Fast RC (FRC) Oscillator divided by OSCCON<FRCDIV> bits
 - 110 = Internal Fast RC (FRC) Oscillator divided by 16
 - 101 = Internal Low-Power RC (LPRC) Oscillator
 - 100 = Secondary Oscillator (Sosc)
 - 011 = Primary Oscillator (Posc) with PLL module (XTPLL, HSPLL or ECPLL)
 - 010 = Primary Oscillator (Posc) (XT, HS or EC)
 - 001 = Internal Fast RC Oscillator with PLL module via Postscaler (FRCPLL)
 - 000 = Internal Fast RC (FRC) Oscillator
- bit 11 Unimplemented: Read as '0'
- bit 10-8 NOSC<2:0>: New Oscillator Selection bits
 - 111 = Internal Fast RC Oscillator (FRC) divided by OSCCON<FRCDIV> bits
 - 110 = Internal Fast RC Oscillator (FRC) divided by 16
 - 101 = Internal Low-Power RC (LPRC) Oscillator
 - 100 = Secondary Oscillator (Sosc)
 - 011 = Primary Oscillator with PLL module (XTPLL, HSPLL or ECPLL)
 - 010 = Primary Oscillator (XT, HS or EC)
 - 001 = Internal Fast Internal RC Oscillator with PLL module via Postscaler (FRCPLL)
 - 000 = Internal Fast Internal RC Oscillator (FRC)
 - On Reset, these bits are set to the value of the FNOSC Configuration bits (DEVCFG1<2:0>).
- bit 7 CLKLOCK: Clock Selection Lock Enable bit

If clock switching and monitoring is disabled (FCKSM<1:0> = 1x):

- 1 = Clock and PLL selections are locked
- 0 = Clock and PLL selections are not locked and may be modified

If clock switching and monitoring is enabled (FCKSM<1:0> = 0x):

Clock and PLL selections are never locked and may be modified.

- bit 6 ULOCK: USB PLL Lock Status bit
 - 1 = Indicates that the USB PLL module is in lock or USB PLL module start-up timer is satisfied
 - 0 = Indicates that the USB PLL module is out of lock or USB PLL module start-up timer is in progress or USB PLL is disabled
- bit 5 SLOCK: PLL Lock Status bit
 - 1 = PLL module is in lock or PLL module start-up timer is satisfied
 - 0 = PLL module is out of lock, PLL start-up timer is running or PLL is disabled

bit 4 SLPEN: Sleep Mode Enable bit

- 1 = Device will enter Sleep mode when a WAIT instruction is executed
- 0 = Device will enter Idle mode when a WAIT instruction is executed
- bit 3 **CF:** Clock Fail Detect bit
 - 1 = FSCM has detected a clock failure
 - 0 = No clock failure has been detected

Note: Writes to this register require an unlock sequence. Refer to Section 6. "Oscillator" (DS60001112) in the "PIC32 Family Reference Manual" for details.

TABLE 10-3: DMA CHANNELS 0-7 REGISTER MAP (CONTINUED)

no 	ess		<i>i</i>						-		Bi	ts								
no no <	Virtual Addre (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1430 1430	33B0	DCH4SSIZ	31:16	_		—	—	_	_	—	—	—	—	_	_		—	_	_	0000
3320 0			15:0								0155	215:0>								0000
3110 <td>33C0</td> <td>DCH4DSIZ</td> <td>15.0</td> <td>_</td> <td>—</td> <td>_</td> <td>—</td> <td>—</td> <td>—</td> <td>_</td> <td>CHDSIZ</td> <td> Z<15:0></td> <td>_</td> <td>—</td> <td>—</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>0000</td>	33C0	DCH4DSIZ	15.0	_	—	_	—	—	—	_	CHDSIZ	 Z<15:0>	_	—	—	_	_	_	_	0000
3300 DCH4SPT 150 CH3PTR										_	0000									
<table-container> PHAPP Pite Pite</table-container>	33D0	DCH4SPTR	15:0								CHSPT	R<15:0>								0000
3420 0440/1 160			31:16		—	—	_	—	—		_	_	_	—	—	—	_	_	—	0000
<table-container> PHACH <t< td=""><td>33E0</td><td>DCH4DPTR</td><td>15:0</td><td></td><td></td><td>•</td><td></td><td></td><td></td><td></td><td>CHDPT</td><td>R<15:0></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0000</td></t<></table-container>	33E0	DCH4DPTR	15:0			•					CHDPT	R<15:0>								0000
300 00000 160000003010 0000030001040731.600 <th< td=""><td>2250</td><td></td><td>31:16</td><td>_</td><td>—</td><td>—</td><td>_</td><td>—</td><td>—</td><td>—</td><td>_</td><td>_</td><td>_</td><td>—</td><td>—</td><td>—</td><td>_</td><td>_</td><td>—</td><td>0000</td></th<>	2250		31:16	_	—	—	_	—	—	—	_	_	_	—	—	—	_	_	—	0000
And and any and any angle in a property	33FU	DOILHOOIT	15:0								CHCSIZ	Z<15:0>								0000
And B1 A1 BAA <th< td=""><td>3400</td><td>DCH4CPTR</td><td>31:16</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>_</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>0000</td></th<>	3400	DCH4CPTR	31:16	—	—	—	—	—	—	—	—	_	—	—	—	—	—	—	—	0000
3410 -			15:0								CHCPT	R<15:0>								0000
info info <th< td=""><td>3410</td><td>3410 DCH4DAT</td><td>31:16</td><td></td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td></td><td>_</td><td>_</td><td></td><td>_</td><td></td><td>— T. 7:0</td><td></td><td></td><td>_</td><td>0000</td></th<>	3410	3410 DCH4DAT	31:16		_	_	_	_	_		_	_		_		— T. 7:0			_	0000
3420 O-HGCO 10 0 <th0< td=""><td></td><td></td><td>15:0</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>_</td><td>_</td><td></td><td>AT<7:0></td><td></td><td>_</td><td>_</td><td>0000</td></th0<>			15:0										_	_		AT<7:0>		_	_	0000
Alt Alt <td>3420</td> <td>DCH5CON</td> <td>15.0</td> <td>CHBUSY</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>CHCHNS</td> <td>CHEN</td> <td>CHAED</td> <td>CHCHN</td> <td>CHAEN</td> <td>_</td> <td>CHEDET</td> <td>CHPR</td> <td>1<1.0></td> <td>0000</td>	3420	DCH5CON	15.0	CHBUSY	_	_	_	_	_	_	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	_	CHEDET	CHPR	1<1.0>	0000
3430 DCH5E CN 15.0			31:16	_	_	_	_	_	_	_	_				CHAIR	Q<7:0>				OOFF
<table-container> And Angle And Angle Angl</table-container>	3430	DCH5ECON	15:0				CHSIR	Q<7:0>				CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	_	_	_	FF00
<table-container> 344 04 M 150 - - - - - CHSDF CHSDF CHDHF CHDHF CHDF CHDF<td>2440</td><td></td><td>31:16</td><td>_</td><td>_</td><td>—</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>CHSDIE</td><td>CHSHIE</td><td>CHDDIE</td><td>CHDHIE</td><td>CHBCIE</td><td>CHCCIE</td><td>CHTAIE</td><td>CHERIE</td><td>0000</td></table-container>	2440		31:16	_	_	—	_	_	_	_	_	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
31:16 31:16 <th< td=""><td>3440</td><td>DCHSINT</td><td>15:0</td><td>_</td><td>_</td><td>_</td><td>_</td><td>-</td><td>-</td><td>_</td><td>—</td><td>CHSDIF</td><td>CHSHIF</td><td>CHDDIF</td><td>CHDHIF</td><td>CHBCIF</td><td>CHCCIF</td><td>CHTAIF</td><td>CHERIF</td><td>0000</td></th<>	3440	DCHSINT	15:0	_	_	_	_	-	-	_	—	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
31:0 31:0 <th< td=""><td>3450</td><td>DCH5SSA</td><td>31:16 15:0</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>CHSSA</td><td><31:0></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0000</td></th<>	3450	DCH5SSA	31:16 15:0								CHSSA	<31:0>								0000
13.0 13.0 <th< td=""><td>3460</td><td>DCH5DSA</td><td>31:16</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>CHDSA</td><td><31:0></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0000</td></th<>	3460	DCH5DSA	31:16								CHDSA	<31:0>								0000
3470 DCH5SIZ And Image And Image <td></td> <td></td> <td>31.16</td> <td></td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td>_</td> <td></td> <td></td> <td>_</td> <td></td> <td>_</td> <td>_</td> <td>_</td> <td></td> <td></td> <td>_</td> <td>0000</td>			31.16		_	_	_	_	_			_		_	_	_			_	0000
348 DCH5DE 31:6 - - - - - - - - - - - - - - 000 348 DCH5DE 15:0 - - - - - - - - 000 349 DCH5DE 31:6 - - - - - - - - 000 340 DCH5DE 31:6 - - - - - - - - - - 000 340 DCH5DE 31:6 - - - - - - - - - 000 340 DCH5DE 31:6 - - - - - - - - - - - - - - - - - 000 340 DCH5CE 31:6 - - - - </td <td>3470</td> <td>DCH5SSIZ</td> <td>15:0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>CHSSIZ</td> <td>Z<15:0></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0000</td>	3470	DCH5SSIZ	15:0								CHSSIZ	Z<15:0>								0000
3480 DCH5DSI2 15.0			31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
Ang Ang <td>3480</td> <td>DCH5DSIZ</td> <td>15:0</td> <td></td> <td></td> <td>•</td> <td></td> <td></td> <td></td> <td></td> <td>CHDSIZ</td> <td>2<15:0></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0000</td>	3480	DCH5DSIZ	15:0			•					CHDSIZ	2<15:0>								0000
349 Defision II 15:0 CHSPTR 15:0 000 340 Defision II 15:0 000 000 340 Defision II 15:0 000 340 Defision II 15:0 000 000 340 Defision II 15:0 000 000 3410 000 000 000 3420 Defision II 15:0 000 000 3430 Defision II 15:0 000 000 3430 Defision II 15:0 000	2400		31:16	_	-	—	_	-			_	-	_	-		-	_	_	—	0000
34A0 DCH5DPTR 31:16 - - - - - - - - - 000 34A0 15:0 - - - - - - - - - 000 34B0 DCH5CR2 31:16 - - - - - - - - 000 34B0 DCH5CR2 31:16 - - - - - - - - 000 34B0 DCH5CR2 31:16 - - - - - - - - 000 34B0 DCH5CR2 31:16 - - - - - - - - 000 34B0 DCH5CR2 31:16 - - - - - - - - 000 34B0 DCH5CPTR 31:16 - - - - - - - - 000 34B0 DCH5CPTR 31:16 - - - - - - - 000 34B0 DCH5CPTR 15:0 - - - - - -	3490	DOI 1001 TR	CHSPTR<15:0>										0000							
15:0 CHDPTR 15:0 000 34B0 DCH5CSI2 31:16 - - - - - - - 000 34B0 DCH5CSI2 31:16 - - - - - - - - 000 34B0 DCH5CSI2 31:16 - - - - - - - 0000 34C0 DCH5CPTR 31:16 - - - - - - - 0000 34C0 DCH5CPTR 31:16 - - - - - - - 0000 34C0 DCH5CPTR 31:16 - - - - - - 0000 0000 34C0 DCH5CPTR 15:0 - - - - - 0000 0000	34A0	DCH5DPTR	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
34B0 DCH5CSIZ 31:16 - - - - - - - - 0000 34B0 15:0 - - - - - - - 0000 34C0 DCH5CPTR 31:16 - - - - - - - 0000 34C0 DCH5CPTR 31:16 - - - - - - - 0000 15:0 - - - - - - - - 0000			15:0								CHDPT	R<15:0>								0000
34C0 DCH5CPTR 31:16 - - - - - - 0000 15:0 CHCPTR<15:0>	34B0	DCH5CSIZ	31:16 15:0	-	—	—	—	—	_	_	CHCSIZ	— Z<15:0>	—	—	_	—	—	_		0000
CHCPTR<15:0> 0000	2400		31:16	—	—	<u> </u>	—	—	—	—	—		—	—	—	—	—	_	_	0000
	3400	DCHOCPTR	15:0								CHCPT	R<15:0>								0000

Legend:

All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more Note 1: information.

DMA channels 4-7 are not available on PIC32MX534/564/664/764 devices. 2:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
24.24	U-0	U-0										
31.24	—	—	—	—	—	—	—	—				
00.46	U-0	U-0										
23.10		—	—	—	—	—	—	—				
15.0	U-0	U-0										
15.0		—	—	—	—	_	—	—				
	R/WC-0, HS	R/WC-0, HS										
7:0	BTSEE						CRC5EF ⁽⁴⁾	DIDEE				
	DIGEI	DWIXEI	DWALL	BIOLIN	DINOLI	ONOTOEI	EOFEF ^(3,5)	TIDLI				

REGISTER 11-8: U1EIR: USB ERROR INTERRUPT STATUS REGISTER

Legend:	WC = Write '1' to clear	HS = Hardware Settable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

- bit 31-8 Unimplemented: Read as '0'
 bit 7 BTSEF: Bit Stuff Error Flag bit 1 = Packet is rejected due to bit stuff error 0 = Packet is accepted
 bit 6 BMXEF: Bus Matrix Error Flag bit 1 = Invalid base address of the BDT, or the address of an individual buffer pointed to by a BDT entry 0 = No address error
 bit 5 DMAEF: DMA Error Flag bit⁽¹⁾ 1 = USB DMA error condition detected 0 = No DMA error
- bit 4 **BTOEF:** Bus Turnaround Time-Out Error Flag bit⁽²⁾ 1 = Bus turnaround time-out has occurred
 - 0 = No bus turnaround time-out
- bit 3 DFN8EF: Data Field Size Error Flag bit
 1 = Data field received is not an integral number of bytes
 0 = Data field received is an integral number of bytes
- bit 2 CRC16EF: CRC16 Failure Flag bit
 - 1 = Data packet is rejected due to CRC16 error
 0 = Data packet is accepted
- bit 1 CRC5EF: CRC5 Host Error Flag bit⁽⁴⁾ 1 = Token packet is rejected due to CRC5 error 0 = Token packet is accepted EOFEF: EOF Error Flag bit^(3,5) 1 = EOF error condition is detected
 - 0 = No EOF error condition
- bit 0 PIDEF: PID Check Failure Flag bit
 - 1 = PID check is failed
 - 0 = PID check is passed
- **Note 1:** This type of error occurs when the module's request for the DMA bus is not granted in time to service the module's demand for memory, resulting in an overflow or underflow condition, and/or the allocated buffer size is not sufficient to store the received data packet causing it to be truncated.
 - 2: This type of error occurs when more than 16-bit-times of Idle from the previous End-of-Packet (EOP) has elapsed.
 - **3:** This type of error occurs when the module is transmitting or receiving data and the SOF counter has reached zero.
 - 4: Device mode.
 - 5: Host mode.

PIC32MX5XX/6XX/7XX

TABLE 12-3: PORTC REGISTER MAP FOR PIC32MX534F064H, PIC32MX564F064H, PIC32MX564F128H, PIC32MX575F256H, PIC32MX575F512H, PIC32MX664F064H, PIC32MX664F128H, PIC32MX675F256H, PIC32MX675F512H, PIC32MX695F512H, PIC32MX764F128H, PIC32MX775F256H, PIC32MX775F512H AND PIC32MX795F512H DEVICES

ess				Bits															
Virtual Addr (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6090	TRISC	31:16	—	_	_	_	_	_	_		—		—	_	—	—	_		0000
0000	TRISC	15:0	TRISC15	TRISC14	TRISC13	TRISC12	_	—	_	-	—	-	_	_	—	—	_	_	F000
6000	DODTO	31:16	_	—	—	-	—	_	—		_				_	_	_		0000
6090	PURIC	15:0	RC15	RC14	RC13	RC12	_	—	_	-	—	-	_	_	—	—	_	_	xxxx
6040	LATC	31:16	_	-	—	-	_	_	—	_	_	_	_	-	_	_	-	_	0000
60A0	LAIC	15:0	LATC15	LATC14	LATC13	LATC12	—	—	—	_	_	_	_	-	-	_	_	_	xxxx
CORO	0000	31:16	_	-	—	-	_	_	—	_	_	_	_	-	_	_	-	_	0000
0000	ODCC	15:0	ODCC15	ODCC14	ODCC13	ODCC12	_	_	_	_	_	_	_	_	_	_	_	_	0000
1.0000																			

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 12-4: PORTC REGISTER MAP FOR PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L, PIC32MX575F256L, PIC32MX575F512L, PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256L, PIC32MX675F512L, PIC32MX695F512L, PIC32MX764F128L. PIC32MX775F256L. PIC32MX775F512L AND PIC32MX795F512L DEVICES

ess										Bi	ts								
Virtual Add (BF88_#	Registe Name ⁽¹	Bit Rang	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6090	TRICC	31:16	_	_	_	_	_	_	_	-	_	-	—	—	_	_	-	_	0000
6080	TRISC	15:0	TRISC15	TRISC14	TRISC13	TRISC12	_	_	_	_	_	_	_	TRISC4	TRISC3	TRISC2	TRISC1	_	FOOF
6000	DODTO	31:16	_	_	—	—	—	_	-	—	_	-	—	—	—	_	—	—	0000
6090	PORIC	15:0	RC15	RC14	RC13	RC12	-	_	_	—	_			RC4	RC3	RC2	RC1	—	xxxx
6040		31:16		-	-	_	-	-		-		—	-	_	-		-	—	0000
OUAU	LAIC	15:0	LATC15	LATC14	LATC13	LATC12	-	-		-		—	-	LATC4	LATC3	LATC2	LATC1	—	xxxx
60P0	00000	31:16	_	_		_	_	_	_	_	_	_	_	_		_	_	_	0000
0000	ODCC	15:0	ODCC15	ODCC14	ODCC13	ODCC12		—	_	-	_	-	1	ODCC4	ODCC3	ODCC2	ODCC1	—	0000

Legend: x = unknown value on Reset; --- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information

REGISTER 14-1: TXCON: TYPE B TIMER CONTROL REGISTER (CONTINUED)

- bit 3 T32: 32-Bit Timer Mode Select bit⁽²⁾
 - 1 = Odd numbered and even numbered timers form a 32-bit timer
 - 0 = Odd numbered and even numbered timers form a separate 16-bit timer

bit 2 Unimplemented: Read as '0'

- bit 1 **TCS:** Timer Clock Source Select bit⁽³⁾ 1 = External clock from TxCK pin 0 = Internal peripheral clock
- bit 0 Unimplemented: Read as '0'
- **Note 1:** When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
 - 2: This bit is only available on even numbered timers (Timer2 and Timer4).
 - **3:** While operating in 32-bit mode, this bit has no effect for odd numbered timers (Timer1, Timer3, and Timer5). All timer functions are set through the even numbered timers.
 - 4: While operating in 32-bit mode, this bit must be cleared on odd numbered timers to enable the 32-bit timer in Idle mode.

15.1 Control Registers

TABLE 15-1: WATCHDOG TIMER REGISTER MAP

ess		6	Bits												(2)				
Virtual Addr (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0000		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	—	_	_	0000
0000	WDICON	15:0	ON	_	_	_	_	_	_	_	—		S	WDTPS<4:0)>		_	WDTCLR	0000

Legend: x = unknown value on Reset; -- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

2: Reset values are dependent on the DEVCFGx Configuration bits and the type of Reset.

0 = Start condition is not in progress

I2CxCON: I²C CONTROL REGISTER (CONTINUED) REGISTER 19-1: **GCEN:** General Call Enable bit (when operating as I²C slave) bit 7 1 = Enable interrupt when a general call address is received in the I2CxRSR (module is enabled for reception) 0 = General call address is disabled STREN: SCLx Clock Stretch Enable bit (when operating as I²C slave) bit 6 Used in conjunction with SCLREL bit. 1 = Enable software or receive clock stretching 0 = Disable software or receive clock stretching bit 5 ACKDT: Acknowledge Data bit (when operating as I²C master, applicable during master receive) Value that is transmitted when the software initiates an acknowledge sequence. 1 = Send NACK during an acknowledge 0 = Send ACK during an acknowledge bit 4 ACKEN: Acknowledge Sequence Enable bit (when operating as I²C master, applicable during master receive) 1 = Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence. 0 = Acknowledge sequence not in progress bit 3 **RCEN:** Receive Enable bit (when operating as I²C master) 1 = Enables Receive mode for l^2C . Hardware clear at end of eighth bit of master receive data byte. 0 = Receive sequence is not in progress **PEN:** Stop Condition Enable bit (when operating as I²C master) bit 2 1 = Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence. 0 = Stop condition is not in progress **RSEN:** Repeated Start Condition Enable bit (when operating as I²C master) bit 1 1 = Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence. 0 = Repeated Start condition is not in progress **SEN:** Start Condition Enable bit (when operating as I²C master) bit 0 1 = Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence.

Note 1: When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
21.24	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0				
31.24	—	—	—	—	—	—	CAL<9):8>				
22.46	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
23.10		CAL<7:0>										
15.0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
10.0	ON ^(1,2)	—	SIDL	—	—	—	—	—				
7.0	R/W-0	R-0	U-0	U-0	R/W-0	R-0	R-0	R/W-0				
7:0	RTSECSEL ⁽³⁾	RTCCLKON	—	—	RTCWREN ⁽⁴⁾	RTCSYNC	HALFSEC ⁽⁵⁾	RTCOE				

REGISTER 22-1: RTCCON: RTC CONTROL REGISTER

Legend:

- 5			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-26 Unimplemented: Read as '0'

bit 25-16 **CAL<9:0>:** RTC Drift Calibration bits, which contain a signed 10-bit integer value

	<pre>1111111111 = Minimum negative adjustment, subtracts 1 RTC clock pulse every one minute</pre>
	100000000 = Maximum negative adjustment, subtracts 512 clock pulses every one minute 011111111 = Maximum positive adjustment, adds 511 RTC clock pulses every one minute
	•
	• 000000001 = Minimum positive adjustment, adds 1 RTC clock pulse every one minute 000000000 = No adjustment
bit 15	ON: RTCC On bit ^(1,2)
	1 = RTCC module is enabled0 = RTCC module is disabled
bit 14	Unimplemented: Read as '0'
bit 13	SIDL: Stop in Idle Mode bit
	 1 = Disables the PBCLK to the RTCC when CPU enters in Idle mode 0 = Continue normal operation in Idle mode
bit 12-8	Unimplemented: Read as '0'
bit 7	RTSECSEL: RTCC Seconds Clock Output Select bit ⁽³⁾
	 1 = RTCC Seconds Clock is selected for the RTCC pin 0 = RTCC Alarm Pulse is selected for the RTCC pin
bit 6	RTCCLKON: RTCC Clock Enable Status bit
	1 = RTCC Clock is actively running0 = RTCC Clock is not running
bit 5-4	Unimplemented: Read as '0'
Note 1:	The ON bit is only writable when $RTCWREN = 1$.
2:	When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
3:	Requires $RTCOE = 1$ (RTCCON<0>) for the output to be active.
4:	The RTCWREN bit can only be set when the write sequence is enabled.
5:	This bit is read-only. It is cleared to '0' on a write to the seconds bit fields (RTCTIME<14:8>).

Note: This register is only reset on a Power-on Reset (POR).

© 2009-2016 Microchip Technology Inc.

REGISTER 24-1: CICON: CAN MODULE CONTROL REGISTER (CONTINUED)

bit 13 **SIDLE:** CAN Stop in Idle bit 1 = CAN Stops operation when system enters Idle mode 0 = CAN continues operation when system enters Idle mode

bit 12 Unimplemented: Read as '0'

- bit 11 CANBUSY: CAN Module is Busy bit
 - 1 = The CAN module is active
 - 0 = The CAN module is completely disabled
- bit 10-5 Unimplemented: Read as '0'

bit 4-0 **DNCNT<4:0>:** Device Net Filter Bit Number bits

10011-11111 = Invalid Selection (compare up to 18-bits of data with EID)

- 10010 = Compare up to data byte 2 bit 6 with EID17 (CiRXFn<17>)
- •
- •
- •

00001 = Compare up to data byte 0 bit 7 with EID0 (CiRXFn<0>) 00000 = Do not compare data bytes

Note 1: If the user application clears this bit, it may take a number of cycles before the CAN module completes the current transaction and responds to this request. The user application should poll the CANBUSY bit to verify that the request has been honored.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0										
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0										
31:24	—	—	—	—	—	—	—	—										
00.40	U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0										
23.10	—	—	ТХВО	TXBP	RXBP	TXWARN	RXWARN	EWARN										
15.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0										
10.0		TERRCNT<7:0>																
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0										
7:0				RERRC	NT<7:0>			RERRCNT<7:0>										

REGISTER 24-5: CITREC: CAN TRANSMIT/RECEIVE ERROR COUNT REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-22 Unimplemented: Read as '0'

bit 21 **TXBO:** Transmitter in Error State Bus OFF (TERRCNT \geq 256)

- bit 20 **TXBP:** Transmitter in Error State Bus Passive (TERRCNT \geq 128)
- bit 19 **RXBP:** Receiver in Error State Bus Passive (RERRCNT \geq 128)
- bit 18 **TXWARN:** Transmitter in Error State Warning (128 > TERRCNT ≥ 96)
- bit 17 **RXWARN:** Receiver in Error State Warning $(128 > \text{RERRCNT} \ge 96)$
- bit 16 EWARN: Transmitter or Receiver is in Error State Warning
- bit 15-8 TERRCNT<7:0>: Transmit Error Counter
- bit 7-0 RERRCNT<7:0>: Receive Error Counter

REGISTER 24-6: CIFSTAT: CAN FIFO STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
	FIFOIP31	FIFOIP30	FIFOIP29	FIFOIP28	FIFOIP27	FIFOIP26	FIFOIP25	FIFOIP24
22:46	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
23.10	FIFOIP23	FIFOIP22	FIFOIP21	FIFOIP20	FIFOIP19	FIFOIP18	FIFOIP17	FIFOIP16
15.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
10.0	FIFOIP15	FIFOIP14	FIFOIP13	FIFOIP12	FIFOIP11	FIFOIP10	FIFOIP9	FIFOIP8
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7:0	FIFOIP7	FIFOIP6	FIFOIP5	FIFOIP4	FIFOIP3	FIFOIP2	FIFOIP1	FIFOIP0

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 FIFOIP<31:0>: FIFOn Interrupt Pending bits

1 = One or more enabled FIFO interrupts are pending

0 = No FIFO interrupts are pending

REGISTER 25-1: ETHCON1: ETHERNET CONTROLLER CONTROL REGISTER 1 (CONTINUED)

- bit 7 **AUTOFC:** Automatic Flow Control bit
 - 1 = Automatic Flow Control is enabled
 - 0 = Automatic Flow Control is disabled

Setting this bit will enable automatic Flow Control. If set, the full and empty watermarks are used to automatically enable and disable the Flow Control, respectively. When the number of received buffers BUFCNT (ETHSTAT<16:23>) rises to the full watermark, Flow Control is automatically enabled. When the BUFCNT falls to the empty watermark, Flow Control is automatically disabled.

This bit is only used for Flow Control operations and affects both TX and RX operations.

bit 6-5 Unimplemented: Read as '0'

bit 4 MANFC: Manual Flow Control bit

- 1 = Manual Flow Control is enabled
- 0 = Manual Flow Control is disabled

Setting this bit will enable manual Flow Control. If set, the Flow Control logic will send a PAUSE frame using the PAUSE timer value in the PTV register. It will then resend a PAUSE frame every 128 * PTV<15:0>/2 TX clock cycles until the bit is cleared.

Note: For 10 Mbps operation, TX clock runs at 2.5 MHz. For 100 Mbps operation, TX clock runs at 25 MHz.

When this bit is cleared, the Flow Control logic will automatically send a PAUSE frame with a 0x0000 PAUSE timer value to disable Flow Control.

This bit is only used for Flow Control operations and affects both TX and RX operations.

bit 3-1 Unimplemented: Read as '0'

bit 0 BUFCDEC: Descriptor Buffer Count Decrement bit

The BUFCDEC bit is a write-1 bit that reads as '0'. When written with a '1', the Descriptor Buffer Counter, BUFCNT, will decrement by one. If BUFCNT is incremented by the RX logic at the same time that this bit is written, the BUFCNT value will remain unchanged. Writing a '0' will have no effect.

This bit is only used for RX operations.

Note 1: It is not recommended to clear the RXEN bit and then make changes to any RX related field/register. The Ethernet Controller must be reinitialized (ON cleared to '0'), and then the RX changes applied.

REGISTER 25-24: EMAC1CFG2: ETHERNET CONTROLLER MAC CONFIGURATION 2 REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 25/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	-	—	—	—	—
22:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	-	—	—	—	—
	U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
15:8	—	EXCESS DFR	BPNOBK OFF	NOBK OFF	—	—	LONGPRE	PUREPRE
	R/W-1	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-1	R/W-0
7:0	AUTO PAD ^(1,2)	VLAN PAD ^(1,2)	PAD ENABLE ^(1,3)	CRC ENABLE	DELAYCRC	HUGEFRM	LENGTHCK	FULLDPLX

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-15 Unimplemented: Read as '0'

bit 14 **EXCESSDER:** Excess Defer bit

1 = The MAC will defer to carrier indefinitely as per the Standard

0 = The MAC will abort when the excessive deferral limit is reached

bit 13 **BPNOBKOFF:** Backpressure/No Backoff bit

- 1 = The MAC after incidentally causing a collision during backpressure will immediately retransmit without backoff reducing the chance of further collisions and ensuring transmit packets get sent
- 0 = The MAC will not remove the backoff

bit 12 NOBKOFF: No Backoff bit

- 1 = Following a collision, the MAC will immediately retransmit rather than using the Binary Exponential Backoff algorithm as specified in the Standard
- 0 = Following a collision, the MAC will use the Binary Exponential Backoff algorithm

bit 11-10 Unimplemented: Read as '0'

- bit 9 LONGPRE: Long Preamble Enforcement bit
 - 1 = The MAC only allows receive packets which contain preamble fields less than 12 bytes in length
 - 0 = The MAC allows any length preamble as per the Standard

bit 8 **PUREPRE:** Pure Preamble Enforcement bit

- 1 = The MAC will verify the content of the preamble to ensure it contains 0x55 and is error-free. A packet with errors in its preamble is discarded
- 0 = The MAC does not perform any preamble checking
- bit 7 AUTOPAD: Automatic Detect Pad Enable bit^(1,2)
 - 1 = The MAC will automatically detect the type of frame, either tagged or untagged, by comparing the two octets following the source address with 0x8100 (VLAN Protocol ID) and pad accordingly
 - 0 = The MAC does not perform automatic detection

Note 1: Table 25-6 provides a description of the pad function based on the configuration of this register.

- 2: This bit is ignored if the PADENABLE bit is cleared.
- 3: This bit is used in conjunction with the AUTOPAD and VLANPAD bits.

Note: Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware

PIC32MX5XX/6XX/7XX

TABLE 32-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHA	RACTERIS	TICS	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$			
Param. No.	Typical ⁽²⁾	Max.	Units	Conditions		
Power-Down Current (IPD) ⁽¹⁾ for PIC32MX575/675/695/775/795 Family Devices						
DC40	10	40	μA	-40°C	2.3V	Base Power-Down Current (Note 6)
DC40a	36	100		+25°C		
DC40b	400	720		+85°C		
DC40h	900	1800		+105°C		
DC40c	41	120		+25°C	3.3V	Base Power-Down Current
DC40d	22	80		-40°C	3.6V	Base Power-Down Current (Note 6)
DC40e	42	120		+25°C		
DC40g	315	400 (5)		+70°C		
DC40f	410	800		+85°C		
DC40i	1000	2000		+105°C		
Module Differential Current for PIC32MX575/675/695/775/795 Family Devices						
DC41		10	μΑ	_	2.3V	Watchdog Timer Current: AIWDT (Notes 3,6)
DC41a	5				3.3V	Watchdog Timer Current: AIWDT (Note 3)
DC41b		20			3.6V	Watchdog Timer Current: AIWDT (Note 3,6)
DC42		40	μΑ	_	2.3V	RTCC + Timer1 w/32 kHz Crystal: ΔIRTCC (Notes 3,6)
DC42a	23				3.3V	RTCC + Timer1 w/32 kHz Crystal: ΔIRTCC (Note 3)
DC42b		50			3.6V	RTCC + Timer1 w/32 kHz Crystal: ΔIRTCC (Note 3,6)
DC43	—	1300	μΑ	_	2.5V	ADC: ΔIADC (Notes 3,4,6)
DC43a	1100	—			3.3V	ADC: Aladc (Notes 3,4)
DC43b	—	1300			3.6V	ADC: △IADC (Notes 3,4,6)

Note 1: The test conditions for IPD current measurements are as follows:

- Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
- OSC2/CLKO is configured as an I/O input pin
- USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8
- CPU is in Sleep mode, program Flash memory Wait states = 111, Program Cache and Prefetch are disabled and SRAM data memory Wait states = 1
- No peripheral modules are operating, (ON bit = 0)
- WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
- All I/O pins are configured as inputs and pulled to Vss
- $\overline{\text{MCLR}} = \text{VDD}$
- RTCC and JTAG are disabled
- 2: Data in the "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- 3: The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.
- 4: Test conditions for ADC module differential current are as follows: Internal ADC RC oscillator enabled.
- 5: Data is characterized at +70°C and not tested. Parameter is for design guidance only.
- 6: This parameter is characterized, but not tested in manufacturing.