

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	MIPS32 ® M4K™
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	Ethernet, I ² C, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	85
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K × 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx675f512l-80v-pf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.3 Power Management

The MIPS32 M4K Processor core offers a number of power management features, including low-power design, active power management and power-down modes of operation. The core is a static design that supports slowing or halting the clocks, which reduces system power consumption during idle periods.

3.3.1 INSTRUCTION-CONTROLLED POWER MANAGEMENT

The mechanism for invoking Power-Down mode is through execution of the WAIT instruction. For more information on power management, see Section 28.0 "Power-Saving Features".

3.3.2 LOCAL CLOCK GATING

The majority of the power consumed by the PIC32MX-5XX/6XX/7XX family core is in the clock tree and clocking registers. The PIC32 family uses extensive use of local gated clocks to reduce this dynamic power consumption.

3.4 EJTAG Debug Support

The MIPS32 M4K Processor core provides for an Enhanced JTAG (EJTAG) interface for use in the software debug of application and kernel code. In addition to standard User mode and Kernel modes of operation, the MIPS M4K core provides a Debug mode that is entered after a debug exception (derived from a hardware breakpoint, single-step exception, etc.) is taken and continues until a Debug Exception Return (DERET) instruction is executed. During this time, the processor executes the debug exception handler routine.

The EJTAG interface operates through the Test Access Port (TAP), a serial communication port used for transferring test data in and out of the MIPS32 M4K processor core. In addition to the standard JTAG instructions, special instructions defined in the EJTAG specification define which registers are selected and how they are used. NOTES:

Bit Range	Bit Bit 31/23/15/7 30/22/14/6		Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_			—	—		_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	_	—	—
45.0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0, HS	R/W-0
15:8	—	—	—	—	—		CMR	VREGS
	R/W-0, HS R/W-0, HS		U-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-1, HS	R/W-1, HS
7:0	EXTR	SWR	_	WDTO	SLEEP	IDLE	BOR ⁽¹⁾	POR ⁽¹⁾

REGISTER 6-1: RCON: RESET CONTROL REGISTER

Legend:	HS = Set by hardware		
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-10	Unimplemented: Read as '	n'
	eninplemented. Read as	

bit 9	CMR: Configuration Mismatch Reset Flag bit 1 = Configuration mismatch Reset has occurred 0 = Configuration mismatch Reset has not occurred
bit 8	VREGS: Voltage Regulator Standby Enable bit 1 = Regulator is enabled and is on during Sleep mode 0 = Regulator is set to Stand-by Tracking mode
bit 7	EXTR: External Reset (MCLR) Pin Flag bit 1 = Master Clear (pin) Reset has occurred 0 = Master Clear (pin) Reset has not occurred
bit 6	SWR: Software Reset Flag bit 1 = Software Reset was executed 0 = Software Reset was not executed
bit 5	Unimplemented: Read as '0'
bit 4	WDTO: Watchdog Timer Time-out Flag bit
	1 = WDT Time-out has occurred 0 = WDT Time-out has not occurred
bit 3	SLEEP: Wake From Sleep Flag bit 1 = Device was in Sleep mode 0 = Device was not in Sleep mode
bit 2	IDLE: Wake From Idle Flag bit
	1 = Device was in Idle mode 0 = Device was not in Idle mode
bit 1	BOR: Brown-out Reset Flag bit ⁽¹⁾ 1 = Brown-out Reset has occurred 0 = Brown-out Reset has not occurred
bit 0	POR: Power-on Reset Flag bit ⁽¹⁾
	1 = Power-on Reset has occurred0 = Power-on Reset has not occurred

Note 1: User software must clear this bit to view the next detection.

|--|

Interrupt Source(1)	IRQ	Vector	Interrupt Bit Location						
Interrupt Source.	Number	Number	Flag	Enable	Priority	Sub-Priority			
IC3E – Input Capture 3 Error	63	13	IFS1<31>	IEC1<31>	IPC3<12:10>	IPC3<9:8>			
IC4E – Input Capture 4 Error	64	17	IFS2<0>	IEC2<0>	IPC4<12:10>	IPC4<9:8>			
IC5E – Input Capture 5 Error	65	21	IFS2<1>	IEC2<1>	IPC5<12:10>	IPC5<9:8>			
PMPE – Parallel Master Port Error	66	28	IFS2<2>	IEC2<2>	IPC7<4:2>	IPC7<1:0>			
U4E – UART4 Error	67	49	IFS2<3>	IEC2<3>	IPC12<12:10>	IPC12<9:8>			
U4RX – UART4 Receiver	68	49	IFS2<4>	IEC2<4>	IPC12<12:10>	IPC12<9:8>			
U4TX – UART4 Transmitter	69	49	IFS2<5>	IEC2<5>	IPC12<12:10>	IPC12<9:8>			
U6E – UART6 Error	70	50	IFS2<6>	IEC2<6>	IPC12<20:18>	IPC12<17:16>			
U6RX – UART6 Receiver	71	50	IFS2<7>	IEC2<7>	IPC12<20:18>	IPC12<17:16>			
U6TX – UART6 Transmitter	72	50	IFS2<8>	IEC2<8>	IPC12<20:18>	IPC12<17:16>			
U5E – UART5 Error	73	51	IFS2<9>	IEC2<9>	IPC12<28:26>	IPC12<25:24>			
U5RX – UART5 Receiver	74	51	IFS2<10>	IEC2<10>	IPC12<28:26>	IPC12<25:24>			
U5TX – UART5 Transmitter	75	51	IFS2<11>	IEC2<11>	IPC12<28:26>	IPC12<25:24>			
(Reserved)	_	_	_						
	Lowe	st Natural (Order Priority	/					

Note 1: Not all interrupt sources are available on all devices. See TABLE 1: "PIC32MX5XX USB and CAN Features", TABLE 2: "PIC32MX6XX USB and Ethernet Features" and TABLE 3: "PIC32MX7XX USB, Ethernet, and CAN Features" for the list of available peripherals.

PIC32MX5XX/6XX/7XX

NOTES:

TABLE 10-3: DMA CHANNELS 0-7 REGISTER MAP (CONTINUED)

ess							-	-		Bi	ts								
Virtual Addr (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
2190		31:16	_		—	-	_	_	_	—	_	-	_	_	—	—	—	—	0000
3100	DCHTD3IZ	15:0								CHDSIZ	2<15:0>								0000
3190	DCH1SPTR	31:16	—	—	—	—	_	_	—	—	—	—	_	_	—	—	—	_	0000
5150	Donnor IIX	15:0				•				CHSPT	R<15:0>								0000
31A0	DCH1DPTR	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—		0000
0.7.0		15:0								CHDPT	R<15:0>								0000
31B0	DCH1CSIZ	31:16		—	—	—	—	—	—	—	—	—	—	—				_	0000
		15:0				-				CHCSIZ	2<15:0>								0000
31C0	DCH1CPTR	31:16	_	—	-	—	—	—	_	_	—	—	—	—	—	—	—	_	0000
		15:0				1				CHCPT	≺<15:0>								0000
31D0	DCH1DAT	31:16	_							_	—	_	_	-					0000
-		15:0	_	_		_	_	_	_	_				CHPDA	AT<7:0>				0000
31E0	DCH2CON	31:16		_		_	_	_	_						_		-	-	0000
		15:0	CHBUST							CHCHINS	CHEN	CHAED	CHCHN	CHAEN		CHEDET	CHPR	1<1:0>	0000
31F0	DCH2ECON	15.0	_	_			0 <7:0	_	_	_	CEORCE	CAROPT							TEROO
5110		31.16					Q<1.0>	_	_			CHSHIE				CHCCIE	CHTAIE	CHERIE	0000
3200	DCH2INT	15.0									CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
-		31.16													OTIET	0000			
3210	DCH2SSA	15.0								CHSSA	<31:0>								0000
		31:16																	0000
3220	DCH2DSA	15:0								CHDSA	<31:0>								0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_		0000
3230	DCH2SSIZ	15:0								CHSSIZ	2<15:0>								0000
0040	DOLIODOI7	31:16	_	_		_	_	_	_	—	_	_	_	_	_	_	_		0000
3240	DCH2DSIZ	15:0								CHDSIZ	2<15:0>								0000
2050		31:16	—	—	_	—	_	_	—	—	—	—	_	_	_			_	0000
3250	DCH25PTR	15:0								CHSPT	R<15:0>								0000
3260		31:16	—	_	_	—	_	_	_	—	—	_	_	_	—	_	_	_	0000
3200		15:0								CHDPT	R<15:0>								0000
3270	DCH2CSI7	31:16	_	_	-	-	_	_	_	_	_	—	_	_	—	_	—	_	0000
5210	201120012	15:0								CHCSIZ	2<15:0>								0000
2000	DOLIDODTO	31:16	—	_	_	-	_	—	—	—	—	_	_	—	—	—	—	—	0000
3280	DCH2CPTR	15:0								CHCPT	R<15:0>								0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

2: DMA channels 4-7 are not available on PIC32MX534/564/664/764 devices.

PIC32MX5XX/6XX/7XX

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.24	U-0	U-0							
31:24	—	—	—	—	—	—	—	—	
23:16	U-0	U-0							
	—	—	—	—	_	_	—		
15.0	U-0 U-0		U-0	U-0	U-0	U-0	U-0	U-0	
15.6	_	_	_						
	R/W-0	R/W-0							
7:0	BTSEE	BMXEE		BTOFF			CRC5EE ⁽¹⁾	PIDEE	
	DIGLE	DIVIALL		DIOLL	DINOLL	ONCIDEL	EOFEE ⁽²⁾		

REGISTER 11-9: U1EIE: USB ERROR INTERRUPT ENABLE REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 31-8	Unimplemented: Read as '0'
bit 7	BTSEE: Bit Stuff Error Interrupt Enable bit
	1 = BTSEF interrupt is enabled0 = BTSEF interrupt is disabled
bit 6	BMXEE: Bus Matrix Error Interrupt Enable bit
	1 = BMXEF interrupt is enabled0 = BMXEF interrupt is disabled
bit 5	DMAEE: DMA Error Interrupt Enable bit
	1 = DMAEF interrupt is enabled0 = DMAEF interrupt is disabled
bit 4	BTOEE: Bus Turnaround Time-out Error Interrupt Enable bit
	1 = BTOEF interrupt is enabled

- 0 = BTOEF interrupt is disabled
- bit 3 DFN8EE: Data Field Size Error Interrupt Enable bit
 - 1 = DFN8EF interrupt is enabled
 - 0 = DFN8EF interrupt is disabled
- bit 2 CRC16EE: CRC16 Failure Interrupt Enable bit
 - 1 = CRC16EF interrupt is enabled
 - 0 = CRC16EF interrupt is disabled
- CRC5EE: CRC5 Host Error Interrupt Enable bit⁽¹⁾ bit 1
 - 1 = CRC5EF interrupt is enabled
 - 0 = CRC5EF interrupt is disabled
 - EOFEE: EOF Error Interrupt Enable bit⁽²⁾
 - 1 = EOF interrupt is enabled
 - 0 = EOF interrupt is disabled
- bit 0 PIDEE: PID Check Failure Interrupt Enable bit
 - 1 = PIDEF interrupt is enabled
 - 0 = PIDEF interrupt is disabled
- Note 1: Device mode.
 - 2: Host mode.

Note: For an interrupt to propagate USBIF, the UERRIE bit (U1IE<1>) must be set.

13.0 TIMER1

Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 14. "Timers"** (DS60001105) in the *"PIC32 Family Reference Manual"*, which is available from the Microchip web site (www.microchip.com/PIC32).

This family of PIC32 devices features one synchronous/ asynchronous 16-bit timer that can operate as a free-running interval timer for various timing applications and counting external events. This timer can also be used with the low-power Secondary Oscillator (Sosc) for Real-Time Clock (RTC) applications. The following modes are supported:

- Synchronous Internal Timer
- Synchronous Internal Gated Timer
- Synchronous External Timer
- Asynchronous External Timer

FIGURE 13-1: TIMER1 BLOCK DIAGRAM

13.1 Additional Supported Features

- Selectable clock prescaler
- Timer operation during Idle and Sleep mode
- Fast bit manipulation using CLR, SET and INV registers
- Asynchronous mode can be used with the Sosc to function as a Real-Time Clock (RTC)

A simplified block diagram of the Timer1 module is illustrated in Figure 13-1.



15.0 WATCHDOG TIMER (WDT)

Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 8. "Watchdog Timer and Power-up Timer" in the "PIC32 (DS60001114) Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

This section describes the operation of the WDT and Power-up Timer of the PIC32MX5XX/6XX/7XX.

The WDT, when enabled, operates from the internal Low-Power Oscillator (LPRC) clock source and can be used to detect system software malfunctions by resetting the device if the WDT is not cleared periodically in software. Various WDT time-out periods can be selected using the WDT postscaler. The WDT can also be used to wake the device from Sleep or Idle mode.

The following are key features of the WDT module:

- Configuration or software controlled
- User-configurable time-out period
- Can wake the device from Sleep or Idle mode



FIGURE 15-1: WATCHDOG TIMER AND POWER-UP TIMER BLOCK DIAGRAM

REGISTER 23-1: AD1CON1: ADC CONTROL REGISTER 1 (CONTINUED)

- bit 4 **CLRASAM:** Stop Conversion Sequence bit (when the first ADC interrupt is generated)
 - 1 = Stop conversions when the first ADC interrupt is generated. Hardware clears the ASAM bit when the ADC interrupt is generated.
 - 0 = Normal operation, buffer contents will be overwritten by the next conversion sequence
- bit 3 Unimplemented: Read as '0'
- bit 2 ASAM: ADC Sample Auto-Start bit
 - 1 = Sampling begins immediately after last conversion completes; SAMP bit is automatically set
 - 0 = Sampling begins when SAMP bit is set
- bit 1 SAMP: ADC Sample Enable bit⁽²⁾
 - 1 = The ADC S&H circuit is sampling
 - 0 = The ADC S&H circuit is holding
 - When ASAM = 0, writing '1' to this bit starts sampling.
 - When SSRC < 2:0 > = 000, writing '0' to this bit will end sampling and start conversion.

bit 0 **DONE:** Analog-to-Digital Conversion Status bit⁽³⁾

- Clearing this bit will not affect any operation in progress.
 - 1 = Analog-to-digital conversion is done
 - 0 = Analog-to-digital conversion is not done or has not started
- **Note 1:** When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
 - 2: If ASAM = 0, software can write a '1' to start sampling. This bit is automatically set by hardware if ASAM = 1. If SSRC<2:0> = 000, software can write a '0' to end sampling and start conversion. If SSRC<2:0> ≠ '000', this bit is automatically cleared by hardware to end sampling and start conversion.
 - **3:** This bit is automatically set by hardware when analog-to-digital conversion is complete. Software can write a '0' to clear this bit (a write of '1' is not allowed). Clearing this bit does not affect any operation already in progress. This bit is automatically cleared by hardware at the start of a new conversion.

TABLE 24-1: CAN1 REGISTER SUMMARY FOR PIC32MX534F064H, PIC32MX564F064H, PIC32MX564F128H, PIC32MX575F256H, PIC32MX575F512H, PIC32MX764F128H, PIC32MX775F256H, PIC32MX775F512H, PIC32MX795F512H, PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L, PIC32MX575F256L, PIC32MX575F512L, PIC32MX764F128L, PIC32MX775F256L, PIC32MX775F512L AND PIC32MX795F512L DEVICES (CONTINUED)

ess										Bits	6								
Virtual Addr (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
BOEO		31:16	FLTEN15	MSEL1	5<1:0>			FSEL15<4:0	>		FLTEN14	MSEL1	4<1:0>		F	SEL14<4:0>			0000
DOI U	CILEICONS	15:0	FLTEN13	MSEL1	3<1:0>			FSEL13<4:0	>		FLTEN12	MSEL1	2<1:0>		F	SEL12<4:0>			0000
B100	C1FLTCON4	31:16	FLTEN19	MSEL1	9<1:0>			FSEL19<4:0	>		FLTEN18	MSEL1	8<1:0>		F	SEL18<4:0>			0000
Dicc	on Elociti	15:0	FLTEN17	MSEL1	7<1:0>			FSEL17<4:0	>		FLTEN16	MSEL1	6<1:0>		F	SEL16<4:0>	•		0000
B110		31:16	FLTEN23	MSEL2	3<1:0>			FSEL23<4:0	>		FLTEN22	MSEL2	2<1:0>		F	SEL22<4:0>	•		0000
DIIU	CILEICONS	15:0	FLTEN21	MSEL2	21<1:0>			FSEL21<4:0	>		FLTEN20	MSEL2	0<1:0>		F	SEL20<4:0>			0000
B120	C1ELTCON6	31:16	FLTEN27	TEN27 MSEL27<1:0> FSEL27<4:0>							FLTEN26	MSEL26<1:0> FSEL26<4:0>			x:0> 0 (0000		
DILO	on Eroono	15:0	FLTEN25	MSEL2	25<1:0>			FSEL25<4:0	>		FLTEN24	MSEL24<1:0> FSEL24<4:0>				0000			
B130	C1FLTCON7	31:16	FLTEN31	MSEL3	81<1:0>		FSEL31<4:0>					MSEL3	0<1:0>	FSEL30<4:0>					0000
5100	on Eroon	15:0	10 FLTEN29 MSEL29<1:0> FSEL29<4:0> FLTEN28 MSEL28<1:0>								8<1:0>		F	SEL28<4:0>	•		0000		
B140	C1RXFn	31:16	16 SID<10:0> EXID EID<17										7:16>	xxxx					
5.10	(n = 0-31)	15:0								EID<15	5:0>								xxxx
B340	C1FIFOBA	31:16								C1FIFOBA	<31:0>								0000
		15:0																	0000
B350	C1FIFOCONn	31:16	—	—	—	—	—	—	—	—	—	—	—			SIZE<4:0>			0000
	(n = 0-31)	15:0	-	FRESET	UINC	DONLY	_	-	_	_	TXEN	TXABAT	TXLARB	TXERR	TXREQ	RTREN	TXPRI	<1:0>	0000
B360	C1FIFOINTn	31:16		—	_	—	—	TXNFULLIE	TXHALFIE	TXEMPTYIE	-	—	—	—	RXOVFLIE	RXFULLIE	RXHALFIE	RXN EMPTYIE	0000
0000	(n = 0-31)	15:0	—	—	—	—	-	TXNFULLIF	TXHALFIF	TXEMPTYIF	-	—	-	—	RXOVFLIF	RXFULLIF	RXHALFIF	RXN EMPTYIF	0000
D 070	C1FIFOUAn	31:16									-04-0								0000
B3/0	(n = 0-31)	15:0								CIFIFUUA	<31:0>								0000
B380	C1FIFOCIn	31:16	—	—	_	—	_	—	_	_	_	—	—	_	-	_	—	_	0000
5300	(n = 0-31)	15:0	_	_	—	_	—	—	_	_	_	_	—		C1	FIFOCI<4:0	>		0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

REGISTER 24-2: CICFG: CAN BAUD RATE CONFIGURATION REGISTER (CONTINUED)

```
bit 10-8 PRSEG<2:0>: Propagation Time Segment bits<sup>(4)</sup>
           111 = \text{Length is 8 x TQ}
           000 = \text{Length is 1 x Tq}
           SJW<1:0>: Synchronization Jump Width bits<sup>(3)</sup>
bit 7-6
           11 = \text{Length is } 4 \times \text{Tq}
           10 = Length is 3 x TQ
           01 = Length is 2 x TQ
           00 = \text{Length is } 1 \times TQ
           BRP<5:0>: Baud Rate Prescaler bits
bit 5-0
           111111 = TQ = (2 x 64)/FSYS
           111110 = TQ = (2 x 63)/FSYS
           000001 = TQ = (2 \times 2)/FSYS
           000000 = TQ = (2 \times 1)/FSYS
Note 1: SEG2PH \leq SEG1PH. If SEG2PHTS is clear, SEG2PH will be set automatically.
      2: 3 Time bit sampling is not allowed for BRP < 2.
```

- $\textbf{3:} \quad SJW \leq SEG2PH.$
- **4:** The Time Quanta per bit must be greater than 7 (that is, TQBIT > 7).

Note: This register can only be modified when the CAN module is in Configuration mode (OPMOD<2:0> (CiCON<23:21>) = 100).

PIC32MX5XX/6XX/7XX

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	FLTEN27	MSEL2	27<1:0>	FSEL27<4:0>				
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	FLTEN26	MSEL26<1:0>		FSEL26<4:0>				
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	FLTEN25	MSEL2	25<1:0>	FSEL25<4:0>				
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	FLTEN24	MSEL24<1:0>		FSEL24<4:0>				

REGISTER 24-16: CIFLTCON6: CAN FILTER CONTROL REGISTER 6

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31	FLTEN27: Filter 27 Enable bit
	1 = Filter is enabled
	0 = Filter is disabled
bit 30-29	MSEL27<1:0>: Filter 27 Mask Select bits
	11 = Acceptance Mask 3 selected
	10 = Acceptance Mask 2 selected
	01 = Acceptance Mask 1 selected
hit 20 24	
DIL 20-24	FSEL2/<4.0>. FIFO Selection bits
	11111 = Message matching filter is stored in FIFO buller 31
	• •
	•
	00001 = Message matching filter is stored in FIFO buffer 1
hit 00	ELTEN26. Eiter 26 Enchla bit
DIL 23	FLIENZO. FIREI ZO ENADIE DI
	0 = Filter is disabled
bit 22-21	MSEL26<1:0>: Filter 26 Mask Select bits
	11 = Acceptance Mask 3 selected
	10 = Acceptance Mask 2 selected
	01 = Acceptance Mask 1 selected
	00 = Acceptance Mask 0 selected
bit 20-16	FSEL26<4:0>: FIFO Selection bits
	11111 = Message matching filter is stored in FIFO buffer 31
	11110 = Message matching filter is stored in FIFO buffer 30
	•
	•
	00001 = Message matching filter is stored in FIFO buffer 1
	00000 = Message matching filter is stored in FIFO buffer 0

Note: The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

REGISTER 25-33: EMAC1MADR: ETHERNET CONTROLLER MAC MII MANAGEMENT ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_	_	_	—	—	_	_	
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
15:8	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1
	—	—	—	PHYADDR<4:0>				
7:0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			_		RE	GADDR<4:0)>	

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-13 Unimplemented: Read as '0'

- bit 12-8 **PHYADDR<4:0>:** MII Management PHY Address bits This field represents the 5-bit PHY Address field of Management cycles. Up to 31 PHYs can be addressed (0 is reserved).
- bit 7-5 Unimplemented: Read as '0'
- bit 4-0 **REGADDR<4:0>:** MII Management Register Address bits This field represents the 5-bit Register Address field of Management cycles. Up to 32 registers can be accessed.

Note: Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

TABLE 32-13: COMPARATOR SPECIFICATIONS

DC CHARACTERISTICS			$\label{eq:standard} \begin{array}{l} \mbox{Standard Operating Conditions (see Note 3): 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +105^\circ C \mbox{ for V-Temp} \end{array}$				
Param. No.	Symbol	Characteristics	Min.	Typical	Max.	Units	Comments
D300	VIOFF	Input Offset Voltage	_	±7.5	±25	mV	Avdd = Vdd, Avss = Vss
D301	VICM	Input Common Mode Voltage	0	—	Vdd	V	Avdd = Vdd, Avss = Vss (Note 2)
D302	CMRR	Common Mode Rejection Ratio	55	—	_	dB	Max VICM = (VDD - 1)V (Note 2)
D303	TRESP	Response Time	-	150	400	ns	AVDD = VDD, AVss = Vss (Notes 1, 2)
D304	ON2ov	Comparator Enabled to Output Valid	—	_	10	μS	Comparator module is configured before setting the comparator ON bit (Note 2)
D305	IVREF	Internal Voltage Reference	0.57	0.6	0.63	V	For devices without BGSEL<1:0>
			1.14	1.2	1.26	V	BGSEL<1:0> = 00
			0.57	0.6	0.63	V	BGSEL<1:0> = 01

Note 1: Response time measured with one comparator input at (VDD – 1.5)/2, while the other input transitions from Vss to VDD.

2: These parameters are characterized but not tested.

3: The Comparator module is functional at VBORMIN < VDD < VDDMIN, but with degraded performance. Unless otherwise stated, module functionality is tested, but not characterized.









TABLE 32-34: CAN MODULE I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			Standar (unless Operatin	rd Operat otherwis g tempera	ting Cone se stated ature	ditions: 2) 40°C ≤ TA 40°C ≤ TA	2 .3V to 3.6V ≤ +85°C for Industrial ≤ +105°C for V-Temp
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions
CA10	TioF	Port Output Fall Time	_	—	_	ns	See parameter DO32
CA11	TioR	Port Output Rise Time	_	—		ns	See parameter DO31
CA20	Tcwf	Pulse Width to Trigger CAN Wake-up Filter	700	_		ns	_

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

34.2 Package Details

The following sections give the technical details of the packages.

64-Lead Plastic Thin Quad Flatpack (PT)-10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







SIDE VIEW

Microchip Technology Drawing C04-085C Sheet 1 of 2

124-Terminal Very Thin Leadless Array Package (TL) – 9x9x0.9 mm Body [VTLA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-193A Sheet 1 of 2

Revision H (March 2013)

This revision includes the following global updates:

- Where applicable, control register tables have been added to the document
- All references to VCORE were removed
- All occurrences of XBGA have been updated to: TFBGA

TABLE B-6: MAJOR SECTION UPDATES

• All occurrences of VUSB have been updated to: VUSB3V3

This revision also includes minor typographical and formatting changes throughout the data sheet text.

All other significant changes are referenced by their respective section in Table B-6.

Section Name	Update Description
"32-bit Microcontrollers (up to 512 KB Flash and 128 KB SRAM) with Graphics Interface, USB, CAN, and Ethernet"	Updated Core features. Added the VTLA to the Packages table. Added Note 5 to the Feature tables (see Table 1, Table 2, and Table 3).
Section 2.0 "Guidelines for Getting Started with 32-bit MCUs"	The Recommended Minimum Connection was updated (see Figure 2-1).
Section 5.0 "Flash Program Memory"	A note regarding Flash page size and row size was added.
Section 8.0 "Oscillator Configuration"	The RP resistor was added and Note 1 was updated in the Oscillator Diagram (see Figure 8-1).
Section 31.0 "Electrical Characteristics"	Added Note 1 to Operating MIPS vs. Voltage (see Table 31-1). Added the VTLA package to Thermal Packaging Characteristics (see Table 31-3). Added Note 2 to DC Temperature and Voltage Specifications (see Table 31-4). Updated Note 2 in the Operating Current DC Characteristics (see Table 31-5). Updated Note 1 in the Idle Current DC Characteristics (see Table 31-6). Updated Note 1 in the Power-Down Current DC Characteristics (see Table 31-7). Updated the I/O Pin Output Specifications (see Table 31-9). Added Note 2 to the BOR Electrical Characteristics (see Table 31-10). Added Note 3 to the Comparator Specifications (see Table 31-13). Parameter D320 (VCORE) was removed (see Table 31-15). Updated the Minimum value for parameter OS50 (see Table 31-18). Parameter SY01 (TPWRT) was removed (see Table 31-22). Note 1 was added and the conditions for parameters ET3, ET4, ET7, and ET9 were updated in the Ethernet Module Specifications (see Table 31-35). Added Note 3 to the 10-bit ADC Conversion Rate Parameter (see Table 31-37). Added Note 4 to the Analog-to-Digital Conversion Timing Requirements (see Table 31-38). The following figures were added: Figure 31-19: "MDIO Sourced by the PIC32 Device" Figure 31-21: "Transmit Signal Timing Relationships at the MII" Figure 31-22: "Receive Signal Timing Relationships at the MII"
Device Characteristics Graphs"	
Section 33.0 "Packaging Information"	Added the 124-lead VTLA package information (see Section 33.1 "Package Marking Information" and Section 33.2 "Package Details").
"Product Identification System"	Added the TL definition for VTLA packages.