

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFl

Details	
Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	Ethernet, I <sup>2</sup> C, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	83
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	121-TFBGA
Supplier Device Package	121-TFBGA (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx675f512lt-80v-bg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1

#### TABLE 9: PIN NAMES FOR 100-PIN USB, ETHERNET, AND CAN DEVICES (CONTINUED)

#### **100-PIN TQFP (TOP VIEW)**

PIC32MX764F128L PIC32MX775F256L PIC32MX775F512L PIC32MX795F512L

100

Pin #	Full Pin Name	Pin #	Full Pin Name
71	EMDC/AEMDC/IC4/PMCS1/PMA14/RD11	86	VDD
72	SDO1/OC1/INT0/RD0	87	C1RX/ETXD1/PMD11/RF0
73	SOSCI/CN1/RC13	88	C1TX/ETXD0/PMD10/RF1
74	SOSCO/T1CK/CN0/RC14	89	C2TX <sup>(1)</sup> /ETXERR/PMD9/RG1
75	Vss	90	C2RX <sup>(1)</sup> /PMD8/RG0
76	OC2/RD1	91	TRCLK/RA6
77	OC3/RD2	92	TRD3/RA7
78	OC4/RD3	93	PMD0/RE0
79	ETXD2/IC5/PMD12/RD12	94	PMD1/RE1
80	ETXD3/PMD13/CN19/RD13	95	TRD2/RG14
81	OC5/PMWR/CN13/RD4	96	TRD1/RG12
82	PMRD/CN14/RD5	97	TRD0/RG13
83	ETXEN/PMD14/CN15/RD6	98	PMD2/RE2
84	ETXCLK/PMD15/CN16/RD7	99	PMD3/RE3
85	VCAP/VDDCORE	100	PMD4/RE4

Note 1: This pin is not available on PIC32MX764F128L devices.

2: Shaded pins are 5V tolerant.

NOTES:

Bit

Bit

Bit

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0							
	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0							
31:24		_	—	_	_	all pages are not write-protected U-0									
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0							
23:16		_	_		—										
45.0	R/W-0, HC	R/W-0	R-0, HS	R-0, HS	R-0, HSC	U-0	U-0	U-0							
15:8	WR	WREN	WRERR <sup>(1)</sup>	LVDERR <sup>(1)</sup>	LVDSTAT <sup>(1)</sup>	—	—								
7:0	U-0         R/W-0         R/W-0 <t< td=""></t<>														
7.0	—	RW-0, HC       RW-0       R-0, HS       R-0, HS       R-0, HSC       U-0       U-0       U-0         WR       WREN       WRERR <sup>(1)</sup> LVDERR <sup>(1)</sup> LVDETAT <sup>(1)</sup> —       …       #       #													
Legend:		U = Unimple	emented bit. r	ead as '0'		HSC = Set an	d Cleared by	hardware							
R = Reac	lable bit				/ hardware		-								
							•								
				0 - Dit 10 0											
bit 31-16	it 31-16 <b>Unimplemented:</b> Read as '0'														
bit 15 WR: Write Control bit															
	This bit is writable when WREN = 1 and the unlock sequence is followed. 1 = Initiate a Flash operation. Hardware clears this bit when the operation completes														
bit 14															
	<ul> <li>1 = Enable writes to WR bit and enables LVD circuit</li> <li>0 = Disable writes to WR bit and disables LVD circuit</li> </ul>														
	Note:	This is the on	lv bit in this re	aister that is	reset by a dev	vice Reset.									
bit 13				9	, <b>,</b>										
				ly set by hard	lware.										
	This bit is read-only and is automatically set by hardware.														
	•		•	•	•										
bit 12						led)(1)									
		-				set)									
						001)									
bit 11	-			-	it must be ena	bled)(1)									
		-		<b>,</b> ,	, , , , , , , , , , , , , , , , , , ,										
		•													
bit 10-4		-													
bit 3-0	-														
				0.											
	•	orrou													
	•														
	•	a m ca d													
		•	FM) erase or	eration eras	es PFM if all r	ages are not w	vrite-protected	Ч							
								4							
								ed							
			P9-		,		- F	-							
			eration: progr	ams word se	elected by NVN	MADDR if it is r	not write-prote	ected							
	0000 = No o	operation			-		-								

#### **REGISTER 5-1:** NVMCON: PROGRAMMING CONTROL REGISTER

Bit

Bit

Bit

Bit

Bit

Bit

Note 1: This bit is cleared by setting NVMOP == 0000b, and initiating a Flash operation (i.e., WR).

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
04.04	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0					
31:24				NVMKE	Y<31:24>								
00.40	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0					
23:16	NVMKEY<23:16>												
45.0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0					
15:8				NVMK	EY<15:8>								
7.0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0					
7:0				NVMK	EY<7:0>								

#### REGISTER 5-2: NVMKEY: PROGRAMMING UNLOCK REGISTER

# Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

#### bit 31-0 NVMKEY<31:0>: Unlock Register bits

These bits are write-only, and read as '0' on any read.

Note: This register is used as part of the unlock sequence to prevent inadvertent writes to the PFM.

#### REGISTER 5-3: NVMADDR: FLASH ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0								
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0								
31:24		NVMADDR<31:24>														
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0								
23:16	NVMADDR<23:16>															
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0								
15:8				NVMAD	DR<15:8>											
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0								
7:0				NVMAE	DDR<7:0>	R/W-0         R/W-0           16>         R/W-0           '-0         R/W-0           :8>         R/W-0           '-0         R/W-0										

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 NVMADDR<31:0>: Flash Address bits Bulk/Chip/PFM Erase: Address is ignored. Page Erase: Address identifies the page to erase. Row Program: Address identifies the row to program. Word Program: Address identifies the word to program.

#### 7.1 **Control Registers**

#### **TABLE 7-2:** INTERRUPT REGISTER MAP FOR PIC32MX534F064H, PIC32MX564F064H, PIC32MX564F128H, PIC32MX575F256H AND PIC32MX575F512H DEVICES

	1		CJZIWIA																1
ess										Bits									
Virtual Address (BF88_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
4000	INITOON	31:16	—	_	_	_	_	—	-	_	_	_		_	—	_	_	SS0	0000
1000	INTCON	15:0	—	—	_	MVEC	—		TPC<2:0>		—	—	_	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000
1010	INTSTAT <sup>(3)</sup>	31:16	_	_	_	—	_	_	—	—	—	_			—	_	_	—	0000
1010	INTSTAT	15:0	—	—	—	—	—		SRIPL<2:0>		—	—			VEC<5:0	)>			0000
1020	IPTMR	31:16 15:0								IPTMR<3	1:0>								0000
1030	IFS0		I2C1MIF	I2C1SIF	I2C1BIF	U1TXIF SPI3TXIF I2C3MIF	U1RXIF SPI3RXIF I2C3SIF	U1EIF SPI3EIF I2C3BIF	_	_	_	OC5IF	IC5IF	T5IF	INT4IF	OC4IF	IC4IF	T4IF	0000
		15:0	INT3IF	OC3IF	IC3IF	T3IF	INT2IF	OC2IF	IC2IF	T2IF	INT1IF	OC1IF	IC1IF	T1IF	INT0IF	CS1IF	CS0IF	CTIF	0000
		31:16	IC3EIF	IC2EIF	IC1EIF	_	_	CAN1IF	USBIF	FCEIF	DMA7IF <sup>(2)</sup>	DMA6IF <sup>(2)</sup>	DMA5IF <sup>(2)</sup>	DMA4IF <sup>(2)</sup>	DMA3IF	DMA2IF	DMA1IF	DMA0IF	0000
1040	IFS1							U2TXIF	U2RXIF	U2EIF	<b>U3TXIF</b>	<b>U3RXIF</b>	<b>U3EIF</b>						
1040	11 31	15:0	RTCCIF	FSCMIF	—	-	—	SPI4TXIF	SPI4RXIF	SPI4EIF	SPI2TXIF	SPI2RXIF	SPI2EIF	CMP2IF	CMP1IF	PMPIF	AD1IF	CNIF	0000
								I2C5MIF	I2C5SIF	I2C5BIF	I2C4MIF	I2C4SIF	I2C4BIF						
1050	IFS2	31:16	_	—	—	—		—	_	_	—	—	_	—			—	—	0000
		15:0	—	—	—	—	U5TXIF	U5RXIF	U5EIF	U6TXIF	U6RXIF	U6EIF	U4TXIF	U4RXIF	U4EIF	PMPEIF	IC5EIF	IC4EIF	0000
1060	IEC0	31:16	I2C1MIE	I2C1SIE	I2C1BIE	U1TXIE SPI3TXIE	U1RXIE SPI3RXIE	U1EIE SPI3EIE	_	_	_	OC5IE	IC5IE	T5IE	INT4IE	OC4IE	IC4IE	T4IE	0000
1000	ILC0					I2C3MIE	I2C3SIE	I2C3BIE											
		15:0	INT3IE	OC3IE	IC3IE	T3IE	INT2IE	OC2IE	IC2IE	T2IE	INT1IE	OC1IE	IC1IE	T1IE	INT0IE	CS1IE	CS0IE	CTIE	0000
		31:16	<b>IC3EIE</b>	IC2EIE	IC1EIE	—	—	CAN1IE	USBIE	FCEIE	DMA7IE <sup>(2)</sup>	DMA6IE <sup>(2)</sup>	DMA5IE <sup>(2)</sup>	DMA4IE <sup>(2)</sup>	<b>DMA3IE</b>	DMA2IE	DMA1IE	<b>DMA0IE</b>	0000
1070	IEC1							U2TXIE	U2RXIE	U2EIE	<b>U3TXIE</b>	U3RXIE	U3EIE						
1070	1201	15:0	RTCCIE	FSCMIE	—	—	—	SPI4TXIE	SPI4RXIE	SPI4EIE	SPI2TXIE	SPI2RXIE	SPI2EIE	CMP2IE	CMP1IE	PMPIE	AD1IE	CNIE	0000
								I2C5MIE	I2C5SIE	I2C5BIE	I2C4MIE	I2C4SIE	I2C4BIE						
1080	IEC2	31:16	—	—	—	_	—	—	—	—	—	—	_	—	—	—	—	—	0000
		15:0	—	—	—	—	U5TXIE	U5RXIE	U5EIE	U6TXIE	U6RXIE	U6EIE	U4TXIE	U4RXIE		PMPEIE	IC5EIE	IC4EIE	0000
1090	IPC0	31:16	—	—	—		INT0IP<2:0>		INTOIS		—	—	_		S1IP<2:0>		CS1IS		0000
		15:0	—	—	—		CS0IP<2:0> s '0'. Reset v		CS0IS		—	—	—	C	CTIP<2:0>		CTIS	<1:0>	0000

Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET Note 1: and INV Registers" for more information.

These bits are not available on PIC32MX534/564/664/764 devices. 2:

This register does not have associated CLR, SET, and INV registers. 3:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24	IFS31	IFS30	IFS29	IFS28	IFS27	IFS26	IFS25	IFS24
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23.10	IFS23	IFS22	IFS21	IFS20	IFS19	IFS18	IFS17	IFS16
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15.0	IFS15	IFS14	IFS13	IFS12	IFS11	IFS10	IFS09	IFS08
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	IFS07	IFS06	IFS05	IFS04	IFS03	IFS02	IFS01	IFS00

#### REGISTER 7-4: IFSx: INTERRUPT FLAG STATUS REGISTER

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-0 IFS31-IFS00: Interrupt Flag Status bits

- 1 = Interrupt request has occurred
- 0 = Interrupt request has not occurred

**Note:** This register represents a generic definition of the IFSx register. Refer to Table 7-1 for the exact bit definitions.

#### REGISTER 7-5: IECx: INTERRUPT ENABLE CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24	IEC31	IEC30	IEC29	IEC28	IEC27	IEC26	IEC25	IEC24
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23.10	IEC23	IEC22	IEC21	IEC20	IEC19	IEC18	IEC17	IEC16
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	IEC15	IEC14	IEC13	IEC12	IEC11	IEC10	IEC09	IEC08
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	IEC07	IEC06	IEC05	IEC04	IEC03	IEC02	IEC01	IEC00

#### Legend:

· J · · ·			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 IEC31-IEC00: Interrupt Enable bits

1 = Interrupt is enabled

0 = Interrupt is disabled

**Note:** This register represents a generic definition of the IECx register. Refer to Table 7-1 for the exact bit definitions.

### 10.0 DIRECT MEMORY ACCESS (DMA) CONTROLLER

Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 31. "Direct Mem-Access (DMA) Controller" ory (DS60001117) in the "PIC32 Family Reference Manual", which is available from Microchip web the site (www.microchip.com/PIC32).


The Direct Memory Access (DMA) controller is a bus master module useful for data transfers between different devices without CPU intervention. The source and destination of a DMA transfer can be any of the memory mapped modules existent in the PIC32 (such as SPI, UART, PMP, etc.) or memory itself.

Following are some of the key features of the DMA controller module:

- Four identical channels, each featuring:
  - Auto-increment source and destination address registers
  - Source and destination pointers
  - Memory to memory and memory to peripheral transfers

- Automatic word-size detection:
  - Transfer granularity, down to byte level
  - Bytes need not be word-aligned at source and destination
- Fixed priority channel arbitration
- Flexible DMA channel operating modes:
  - Manual (software) or automatic (interrupt) DMA requests
  - One-Shot or Auto-Repeat Block Transfer modes
  - Channel-to-channel chaining
- Flexible DMA requests:
  - A DMA request can be selected from any of the peripheral interrupt sources
  - Each channel can select any (appropriate) observable interrupt as its DMA request source
  - A DMA transfer abort can be selected from any of the peripheral interrupt sources
  - Pattern (data) match transfer termination
- Multiple DMA channel status interrupts:
  - DMA channel block transfer complete
  - Source empty or half empty
  - Destination full or half full
  - DMA transfer aborted due to an external event
  - Invalid DMA address generated
- DMA debug support features:
  - Most recent address accessed by a DMA channel
  - Most recent DMA channel to transfer data
- CRC Generation module:
  - CRC module can be assigned to any of the available channels
  - CRC module is highly configurable

#### FIGURE 10-1: DMA BLOCK DIAGRAM



© 2009-2016 Microchip Technology Inc.

#### TABLE 11-1: USB REGISTER MAP (CONTINUED)

ess											Bits								
Virtual Addres (BF88_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
53A0	U1EP10	31:16	_	_	_	_	_	—	_	_		_	—	—	-		_	_	0000
55A0	UIEFIU	15:0	—	—	_	_	_	—	_	_	_	—	—	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
52P0	U1EP11	31:16	-	_	_			_				_	_	—			_		0000
53B0	UTEPTT	15:0	-	_	_			_				-	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
53C0	U1EP12	31:16	Ι	_		-		_			_	—	—	_	-	-	_	-	0000
5300	UTEPTZ	15:0	Ι	-	_	_	_	-	_	_	_	-	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5200		31:16		_	_	—	_	-	—	—	_	-	—	—	—	_	_	_	0000
53D0	U1EP13	15:0	Ι	-	_	_	_	-	_	_	_	-	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
		31:16		_	_	_	_	_	_	_	_		_	_	_	_	_	_	0000
53E0	U1EP14	15:0	_	_	_	_	_	—	_	_	_	_	—	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5050		31:16	_	_	_		-	_	_	_	-	_	—	_			—	-	0000
53F0	U1EP15	15:0	_	—	—	-		_	-	—		_	—	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000

Legend:

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Note 1:

All registers in this table (except as noted) have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

This register does not have associated SET and INV registers. 2:

3: This register does not have associated CLR, SET and INV registers.

Reset value for this bit is undefined. 4:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0						
31:24		_	_	_	—	—	_	—
22.10	U-0	U-0						
23:16	_	_	_	_	_	—	_	—
15:8	U-0	U-0						
10.0		_	_	_	—	—	_	—
	R/W-0	R/W-0						
7:0	DTOFF	BMXEE	DMAEE	DTOFE	DENIGEE	0004055	CRC5EE <sup>(1)</sup>	
	BTSEE	DIVIXEE	DMAEE	BTOEE	DFN8EE	CRC16EE	EOFEE <sup>(2)</sup>	PIDEE

#### REGISTER 11-9: U1EIE: USB ERROR INTERRUPT ENABLE REGISTER

#### Legend:

5			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8	Unimplemented: Read as '0'
bit 7	BTSEE: Bit Stuff Error Interrupt Enable bit
	<ul><li>1 = BTSEF interrupt is enabled</li><li>0 = BTSEF interrupt is disabled</li></ul>
bit 6	BMXEE: Bus Matrix Error Interrupt Enable bit
	1 = BMXEF interrupt is enabled
	0 = BMXEF interrupt is disabled
bit 5	DMAEE: DMA Error Interrupt Enable bit
	<ul><li>1 = DMAEF interrupt is enabled</li><li>0 = DMAEF interrupt is disabled</li></ul>
bit 4	BTOEE: Bus Turnaround Time-out Error Interrupt Enable bit
	1 = BTOEF interrupt is enabled

- 0 = BTOEF interrupt is disabled
- bit 3 DFN8EE: Data Field Size Error Interrupt Enable bit
  - 1 = DFN8EF interrupt is enabled
  - 0 = DFN8EF interrupt is disabled
- bit 2 CRC16EE: CRC16 Failure Interrupt Enable bit
  - 1 = CRC16EF interrupt is enabled
  - 0 = CRC16EF interrupt is disabled
- CRC5EE: CRC5 Host Error Interrupt Enable bit<sup>(1)</sup> bit 1
  - 1 = CRC5EF interrupt is enabled
  - 0 = CRC5EF interrupt is disabled
  - EOFEE: EOF Error Interrupt Enable bit<sup>(2)</sup>
  - 1 = EOF interrupt is enabled
  - 0 = EOF interrupt is disabled
- bit 0 PIDEE: PID Check Failure Interrupt Enable bit
  - 1 = PIDEF interrupt is enabled
  - 0 = PIDEF interrupt is disabled
- Note 1: Device mode.
  - 2: Host mode.

Note: For an interrupt to propagate USBIF, the UERRIE bit (U1IE<1>) must be set.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24					-			—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	-	_	—	_	—	-	—
45.0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
15:8	ON <sup>(1,3)</sup>		SIDL <sup>(4)</sup>	_	-	_	_	—
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0
7:0	TGATE <sup>(3)</sup>	Т	CKPS<2:0> <sup>(:</sup>	3)	T32 <sup>(2)</sup>	_	TCS <sup>(3)</sup>	_

#### REGISTER 14-1: TXCON: TYPE B TIMER CONTROL REGISTER

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

#### bit 31-16 **Unimplemented:** Read as '0'

- bit 15 **ON:** Timer On bit<sup>(1,3)</sup>
  - 1 = Module is enabled 0 = Module is disabled
- bit 14 Unimplemented: Read as '0'
- bit 13 SIDL: Stop in Idle Mode bit<sup>(4)</sup>
  - 1 = Discontinue operation when device enters Idle mode0 = Continue operation when device is in Idle mode
- bit 12-8 Unimplemented: Read as '0'
- bit 7 **TGATE:** Timer Gated Time Accumulation Enable bit<sup>(3)</sup>

When TCS = 1:

This bit is ignored and is read as '0'.

#### When TCS = 0:

1 =Gated time accumulation is enabled

0 = Gated time accumulation is disabled

#### bit 6-4 TCKPS<2:0>: Timer Input Clock Prescale Select bits<sup>(3)</sup>

- 111 = 1:256 prescale value
- 110 = 1:64 prescale value
- 101 = 1:32 prescale value
- 100 = 1:16 prescale value
- 011 = 1:8 prescale value
- 010 = 1:4 prescale value
- 001 = 1:2 prescale value
- 000 = 1:1 prescale value
- **Note 1:** When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
  - **2:** This bit is only available on even numbered timers (Timer2 and Timer4).
  - **3:** While operating in 32-bit mode, this bit has no effect for odd numbered timers (Timer1, Timer3, and Timer5). All timer functions are set through the even numbered timers.
  - 4: While operating in 32-bit mode, this bit must be cleared on odd numbered timers to enable the 32-bit timer in Idle mode.

#### REGISTER 16-1: ICxCON: INPUT CAPTURE 'x' CONTROL REGISTER (CONTINUED)

- bit 2-0 ICM<2:0>: Input Capture Mode Select bits
  - 111 = Interrupt-Only mode (only supported while in Sleep mode or Idle mode)
  - 110 = Simple Capture Event mode every edge, specified edge first and every edge thereafter
  - 101 = Prescaled Capture Event mode every sixteenth rising edge
  - 100 = Prescaled Capture Event mode every fourth rising edge
  - 011 = Simple Capture Event mode every rising edge
  - 010 = Simple Capture Event mode every falling edge
  - 001 = Edge Detect mode every edge (rising and falling)
  - 000 = Input Capture module is disabled
- **Note 1:** When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

#### REGISTER 18-2: SPIxSTAT: SPI STATUS REGISTER

- bit 1 SPITBF: SPI Transmit Buffer Full Status bit
  - 1 = Transmit not yet started, SPITXB is full
  - 0 = Transmit buffer is not full

#### Standard Buffer Mode:

Automatically set in hardware when the core writes to the SPIBUF location, loading SPITXB. Automatically cleared in hardware when the SPI module transfers data from SPITXB to SPISR.

#### Enhanced Buffer Mode:

Set when CWPTR + 1 = SRPTR; cleared otherwise

SPIRBF: SPI Receive Buffer Full Status bit

1 = Receive buffer, SPIxRXB is full

0 = Receive buffer, SPIxRXB is not full

Standard Buffer Mode:

bit 0

Automatically set in hardware when the SPI module transfers data from SPIxSR to SPIxRXB. Automatically cleared in hardware when SPIxBUF is read from, reading SPIxRXB.

Enhanced Buffer Mode:

Set when SWPTR + 1 = CRPTR; cleared otherwise

NOTES:

### REGISTER 25-32: EMAC1MCMD: ETHERNET CONTROLLER MAC MII MANAGEMENT COMMAND REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24		—	_		—	—	—	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	—	—	—	—	—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
10.0	—	—	—	—	—	—	—	—
7.0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
7:0		_			_	_	SCAN	READ

#### Legend:

5			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-2 Unimplemented: Read as '0'

- bit 1 SCAN: MII Management Scan Mode bit
  - 1 = The MII Management module will perform read cycles continuously (for example, useful for monitoring the Link Fail)
  - 0 = Normal Operation

#### bit 0 READ: MII Management Read Command bit

- 1 = The MII Management module will perform a single read cycle. The read data is returned in the EMAC1MRDD register
- 0 = The MII Management module will perform a write cycle. The write data is taken from the EMAC1MWTD register

**Note:** Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

NOTES:

#### TABLE 32-18: PLL CLOCK TIMING SPECIFICATIONS (VDD = 2.3V TO 3.6V)

AC CHARACTERISTICS			Standard (unless of Operating	herwise	ture -40°C	≤ <b>T</b> A ≤ +	⋅85°C fo	r Industrial or V-Temp
Param. No.	Symbol	Characteristi	Min.	Typical	Max.	Units	Conditions	
OS50	Fplli	PLL Voltage Controlled Oscillator (VCO) Input Frequency Range		3.92	_	5	MHz	ECPLL, HSPLL, XTPLL, FRCPLL modes
OS51	Fsys	On-Chip VCO System Frequency		60	_	120	MHz	_
OS52	TLOCK	PLL Start-up Time (Lock Time)		_	_	2	ms	—
OS53	DCLK	CLKO Stability <sup>(2)</sup> (Period Jitter or Cumulative)		-0.25		+0.25	%	Measured over 100 ms period

Note 1: These parameters are characterized, but not tested in manufacturing.

2: This jitter specification is based on clock-cycle by clock-cycle measurements. To get the effective jitter for individual time-bases on communication clocks, use the following formula:

$$EffectiveJitter = \frac{D_{CLK}}{\sqrt{\frac{SYSCLK}{CommunicationClock}}}$$

For example, if SYSCLK = 80 MHz and SPI bit rate = 20 MHz, the effective jitter is as follows:


$$EffectiveJitter = \frac{D_{CLK}}{\sqrt{\frac{80}{20}}} = \frac{D_{CLK}}{2}$$

#### TABLE 32-19: INTERNAL FRC ACCURACY

АС СНА	RACTERISTICS	(unless	Standard Operating Conditions: 2.3V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-Temp					
Param. No.	Characteristics	eristics Min. Typical Max. Units Co		Conditions				
Internal	FRC Accuracy @ 8.00 MH	z <sup>(1)</sup> for F	PIC32MX5	575/675/6	95/775/7	95 Family Devices		
F20a	FRC	-2	—	+2	%	—		
Internal	Internal FRC Accuracy @ 8.00 MHz <sup>(1)</sup> for PIC32MX534/564/664/764 Family Devices							
F20b	FRC	-0.9	—	+0.9	%	—		

Note 1: Frequency calibrated at 25°C and 3.3V. The TUN bits can be used to compensate for temperature drift.

#### FIGURE 32-6: TIMER1, 2, 3, 4, 5 EXTERNAL CLOCK TIMING CHARACTERISTICS




### TABLE 32-23: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS<sup>(1)</sup>

AC CHA		TICS		(unl	$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +105^\circ C \mbox{ for V-Temp} \end{array}$						
Param. No.	Symbol	Charac	teristics <sup>(2)</sup>		Min.	Typical	Max.	Units	Conditions		
TA10	T⊤xH	TxCK High Time	Synchrono with presca		[(12.5 ns or 1 ТРВ)/N] + 25 ns	—	—	ns	Must also meet parameter TA15		
			Asynchron with presca		10		—	ns	—		
TA11	T⊤xL	TxCK Low Time	Synchrono with presca		[(12.5 ns or 1 Трв)/N] + 25 ns	_	_	ns	Must also meet parameter TA15		
			Asynchron with presca		10	_	—	ns	_		
TA15	ΤτχΡ	TxCK Input Period	Synchronous, with prescaler		[(Greater of 25 ns or 2 TPB)/N] + 30 ns		_	ns	VDD > 2.7V		
					[(Greater of 25 ns or 2 TPB)/N] + 50 ns	—	_	ns	Vdd < 2.7V		
			Asynchron with presca		20	—	_	ns	VDD > 2.7V (Note 3)		
					50	—	_	ns	VDD < 2.7V (Note 3)		
OS60	FT1	Input Freque (oscillator en	SOSC1/T1CK Oscillator Input Frequency Range (oscillator enabled by settin TCS bit (T1CON<1>))		32	—	100	kHz	_		
TA20	TCKEXTMRL		Delay from External TxCK Clock Edge to Timer		—	—	1	Трв	—		

Note 1: Timer1 is a Type A.

2: This parameter is characterized, but not tested in manufacturing.

**3:** N = Prescale Value (1, 8, 64, 256).



#### FIGURE 32-27: PARALLEL MASTER PORT WRITE TIMING DIAGRAM

#### TABLE 32-41: PARALLEL MASTER PORT WRITE TIMING REQUIREMENTS

АС СНА	RACTERI	STICS	$\label{eq:constraint} \begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +105^\circ C \mbox{ for V-Temp} \end{array}$					
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Typical	Max.	Units	Conditions	
PM11	Twr	PMWR Pulse Width	_	1 Трв		—	_	
PM12	TDVSU	Data Out Valid before PMWR or PMENB goes Inactive (data setup time)	—	2 Трв	_	—	_	
PM13	TDVHOLD	PMWR or PMEMB Invalid to Data Out Invalid (data hold time)	—	1 Трв		—	—	

**Note 1:** These parameters are characterized, but not tested in manufacturing.

Example

### 34.0 PACKAGING INFORMATION

#### 34.1 Package Marking Information


64-Lead TQFP (10x10x1 mm)



Legend:	XXX	Customer-specific information
	Y	Year code (last digit of calendar year)
	ΥY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week '01')
	NNN	Alphanumeric traceability code
		Pb-free JEDEC designator for Matte Tin (Sn)
	*	This package is Pb-free. The Pb-free JEDEC designator (e3)
		can be found on the outer packaging for this package.
Note:	In the eve	nt the full Microchip part number cannot be marked on one line, it will
	be carrie	d over to the next line, thus limiting the number of available s for customer-specific information.

100-Lead Plastic Thin Quad Flatpack (PF) - 14x14x1 mm Body 2.00 mm Footprint [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.50 BSC		
Contact Pad Spacing	C1		15.40	
Contact Pad Spacing	C2		15.40	
Contact Pad Width (X100)	X1			0.30
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2110B