

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, Ethernet, I ² C, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	85
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx764f128l-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 5: PIN NAMES FOR 64-PIN USB AND ETHERNET DEVICES

64	64-PIN QFN ⁽²⁾ AND TQFP (TOP VIEW)								
	PIC32MX664F064H PIC32MX664F128H PIC32MX675F256H PIC32MX675F512H PIC32MX695F512H 64	0EN(2)		64					
				TQFP					
Pin #	Full Pin Name	Pin	#	Full Pin Name					
1	ETXEN/PMD5/RE5	33	3	USBID/RF3					
2	ETXD0/PMD6/RE6	34	ļ	VBUS					
3	ETXD1/PMD7/RE7	35	5	VUSB3V3					
4	SCK2/U6TX/U3RTS/PMA5/CN8/RG6	36	6	D-/RG3					
5	SDA4/SDI2/U3RX/PMA4/CN9/RG7	37	7	D+/RG2					
6	SCL4/SDO2/U3TX/PMA3/CN10/RG8	38	3	Vdd					
7	MCLR	39)	OSC1/CLKI/RC12					
8	SS2/U6RX/U3CTS/PMA2/CN11/RG9	40)	OSC2/CLKO/RC15					
9	Vss	41		Vss					
10	Vdd	42	2	RTCC/AERXD1/ETXD3/IC1/INT1/RD8					
11	AN5/C1IN+/VBUSON/CN7/RB5	43	3	AERXD0/ETXD2/SS3/U4RX/U1CTS/SDA1/IC2/INT2/RD9					
12	AN4/C1IN-/CN6/RB4	44	1	ECOL/AECRSDV/SCL1/IC3/PMCS2/PMA15/INT3/RD10					
13	AN3/C2IN+/CN5/RB3	45	5	ECRS/AEREFCLK/IC4/PMCS1/PMA14/INT4/RD11					
14	AN2/C2IN-/CN4/RB2	46	6	OC1/INT0/RD0					
15	PGEC1/AN1/VREF-/CVREF-/CN3/RB1	47	7	SOSCI/CN1/RC13					
16	PGED1/AN0/VREF+/CVREF+/PMA6/CN2/RB0	48	3	SOSCO/T1CK/CN0/RC14					
17	PGEC2/AN6/OCFA/RB6	49	9	EMDIO/AEMDIO/SCK3/U4TX/U1RTS/OC2/RD1					
18	PGED2/AN7/RB7	50)	SDA3/SDI3/U1RX/OC3/RD2					
19	AVdd	51	l	SCL3/SDO3/U1TX/OC4/RD3					
20	AVss	52	2	OC5/IC5/PMWR/CN13/RD4					
21	AN8/SS4/U5RX/U2CTS/C1OUT/RB8	53	3	PMRD/CN14/RD5					
22	AN9/C2OUT/PMA7/RB9	54	ļ	AETXEN/ETXERR/CN15/RD6					
23	TMS/AN10/CVREFOUT/PMA13/RB10	55	5	ETXCLK/AERXERR/CN16/RD7					
24	TDO/AN11/PMA12/RB11	56	6	VCAP					
25	Vss	57	7	Vdd					
26	VDD	58	3	AETXD1/ERXD3/RF0					
27	TCK/AN12/PMA11/RB12	59	9	AETXD0/ERXD2/RF1					
28	TDI/AN13/PMA10/RB13	60)	ERXD1/PMD0/RE0					
29	AN14/SCK4/U5TX/U2RTSU2RTS/PMALH/PMA1/RB14	61		ERXD0/PMD1/RE1					
30	AN15/EMDC/AEMDC/OCFB/PMALL/PMA0/CN12/RB15	62	2	ERXDV/ECRSDV/PMD2/RE2					
31	SDA5/SDI4/U2RX/PMA9/CN17/RF4	63	3	ERXCLK/EREFCLK/PMD3/RE3					
32	SCL5/SDO4/U2TX/PMA8/CN18/RF5	64	1	ERXERR/PMD4/RE4					

Note 1: Shaded pins are 5V tolerant.

2: The metal plane at the bottom of the QFN device is not connected to any pins and is recommended to be connected to Vss externally.

PIC32MX5XX/6XX/7XX

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUE
--

	Pin Number ⁽¹⁾								
Pin Name	64-Pin QFN/TQFP	100-Pin TQFP	121-Pin TFBGA	124-pin VTLA	Pin Type	Buffer Type	Description		
RA0	_	17	G3	B9	I/O	ST	PORTA is a bidirectional I/O port		
RA1	_	38	J6	A26	I/O	ST			
RA2	_	58	H11	A39	I/O	ST			
RA3	_	59	G10	B32	I/O	ST			
RA4	_	60	G11	A40	I/O	ST			
RA5	_	61	G9	B33	I/O	ST			
RA6	_	91	C5	B51	I/O	ST			
RA7	_	92	B5	A62	I/O	ST			
RA9	_	28	L2	A21	I/O	ST			
RA10	_	29	K3	B17	I/O	ST			
RA14	_	66	E11	B36	I/O	ST			
RA15	_	67	E8	A44	I/O	ST			
RB0	16	25	K2	B14	I/O	ST	PORTB is a bidirectional I/O port		
RB1	15	24	K1	A15	I/O	ST			
RB2	14	23	J2	B13	I/O	ST			
RB3	13	22	J1	A13	I/O	ST			
RB4	12	21	H2	B11	I/O	ST			
RB5	11	20	H1	A12	I/O	ST			
RB6	17	26	L1	A20	I/O	ST			
RB7	18	27	J3	B16	I/O	ST			
RB8	21	32	K4	A23	I/O	ST			
RB9	22	33	L4	B19	I/O	ST			
RB10	23	34	L5	A24	I/O	ST			
RB11	24	35	J5	B20	I/O	ST			
RB12	27	41	J7	B23	I/O	ST			
RB13	28	42	L7	A28	I/O	ST			
RB14	29	43	K7	B24	I/O	ST			
RB15	30	44	L8	A29	I/O	ST			
RC1	—	6	D1	A5	I/O	ST	PORTC is a bidirectional I/O port		
RC2	—	7	E4	B4	I/O	ST			
RC3	—	8	E2	A6	I/O	ST			
RC4		9	E1	B5	I/O	ST			
RC12	39	63	F9	B34	I/O	ST			
RC13	47	73	C10	A47	I/O	ST			
RC14	48	74	B11	B40	I/O	ST			
RC15	40	64	F11	A42	I/O	ST			
Legend: C	MOS = CMOS compatible input or output Analog = Analog input P = Power T = Schmitt Trigger input with CMOS levels $\Omega = \Omega$ utput L = Input								

TTL = TTL input buffer

Note 1: Pin numbers are only provided for reference. See the "Device Pin Tables" section for device pin availability.

2: See 25.0 "Ethernet Controller" for more information.

PIC32MX5XX/6XX/7XX

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

	Pin Number ⁽¹⁾								
Pin Name	64-Pin QFN/TQFP	100-Pin TQFP	121-Pin TFBGA	124-pin VTLA	Pin Type	Buffer Type	Description		
TMS	23	17	G3	B9	I	ST	JTAG Test mode select pin		
TCK	27	38	J6	A26	I	ST	JTAG test clock input pin		
TDI	28	60	G11	A40	I	ST	JTAG test data input pin		
TDO	24	61	G9	B33	0		JTAG test data output pin		
RTCC	42	68	E9	B37	0		Real-Time Clock alarm output		
CVREF-	15	28	L2	A21	I	Analog	Comparator Voltage Reference (low)		
CVREF+	16	29	K3	B17	I	Analog	Comparator Voltage Reference (high)		
CVREFOUT	23	34	L5	A24	0	Analog	Comparator Voltage Reference output		
C1IN-	12	21	H2	B11	I	Analog	Comparator 1 negative input		
C1IN+	11	20	H1	A12	I	Analog	Comparator 1 positive input		
C1OUT	21	32	K4	A23	0		Comparator 1 output		
C2IN-	14	23	J2	B13	I	Analog	Comparator 2 negative input		
C2IN+	13	22	J1	A13	I	Analog	Comparator 2 positive input		
C2OUT	22	33	L4	B19	0	—	Comparator 2 output		
PMA0	30	44	L8	A29	I/O	TTL/ST	Parallel Master Port Address bit 0 input (Buffered Slave modes) and output (Master modes)		
PMA1	29	43	K7	B24	I/O	TTL/ST	Parallel Master Port Address bit 1 input (Buffered Slave modes) and output (Master modes)		
PMA2	8	14	F3	A9	0	_	Parallel Master Port address		
PMA3	6	12	F2	A8	0		(Demultiplexed Master modes)		
PMA4	5	11	F4	B6	0				
PMA5	4	10	E3	A7	0				
PMA6	16	29	K3	B17	0				
PMA7	22	28	L2	A21	0				
PMA8	32	50	L11	A32	0				
PMA9	31	49	L10	B27	0				
PMA10	28	42	L7	A28	0				
PMA11	27	41	J7	B23	0				
PMA12	24	35	J5	B20	0				
PMA13	23	34	L5	A24	0				
PMA14	45	71	C11	A46	0				
PMA15	44	70	D11	B38	0				
PMCS1	45	71	C11	A46	0		Parallel Master Port Chip Select 1 strobe		
PMCS2	44	70	D11	B38	0	—	Parallel Master Port Chip Select 2 strobe		
Legend: C S T	jend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels Analog = Analog input O = Output P = Power TTL = TTL input buffer TTL = TTL input								

Note 1: Pin numbers are only provided for reference. See the "Device Pin Tables" section for device pin availability.

2: See 25.0 "Ethernet Controller" for more information.

REGISTER 7-6: IPCx: INTERRUPT PRIORITY CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31.24	_	—	_		IP03<2:0>	IS03<1:0>		
22.16	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23.10	_	—	_		IP02<2:0>	IS02<1:0>		
15.9	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15.0	—	—	—		IP01<2:0>	IS01-	<1:0>	
7:0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	_	_			IP00<2:0>	IS00-	<1:0>	

Legend:

R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 31-29 Unimplemented: Read as '0'

bit 28-26	IP03<2:0>: Interrupt Priority bits
	111 = Interrupt priority is 7
	•
	•
	• $010 - $ Interrupt priority is 2
	0.01 = Interrupt priority is 1
	000 = Interrupt is disabled
bit 25-24	IS03<1:0>: Interrupt Sub-priority bits
	11 = Interrupt sub-priority is 3
	10 = Interrupt sub-priority is 2
	01 = Interrupt sub-priority is 1
	00 = Interrupt sub-priority is 0
bit 23-21	Unimplemented: Read as '0'
bit 20-18	IP02<2:0>: Interrupt Priority bits
	111 = Interrupt priority is 7
	•
	•
	• $010 - $ Interrupt priority is 2
	0.01 = Interrupt priority is 1
	000 = Interrupt is disabled
bit 17-16	IS02<1:0>: Interrupt Sub-priority bits
	11 = Interrupt sub-priority is 3
	10 = Interrupt sub-priority is 2
	01 = Interrupt sub-priority is 1
	00 = Interrupt sub-priority is 0
bit 15-13	Unimplemented: Read as '0'
Note:	This register represents a generic definiti

definitions.

ister represents a generic definition of the IPCx register. Refer to Table 7-1 for the exact bit ns.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—		—	—	—
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	—	—	—	—	—
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	—	—	—	—	—	—	—
7:0	R-0	U-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
	UACTPND	_	_	USLPGRD	USBBUSY		USUSPEND	USBPWR

REGISTER 11-5: U1PWRC: USB POWER CONTROL REGISTER

Legend:

Logonan					
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 31-8 Unimplemented: Read as '0'

- bit 7 UACTPND: USB Activity Pending bit
 - 1 = USB bus activity has been detected; but an interrupt is pending, it has not been generated yet
 - 0 = An interrupt is not pending

bit 6-5 Unimplemented: Read as '0'

- bit 4 USLPGRD: USB Sleep Entry Guard bit
 - 1 = Sleep entry is blocked if USB bus activity is detected or if a notification is pending
 - 0 = USB module does not block Sleep entry

bit 3 USBBUSY: USB Module Busy bit

- 1 = USB module is active or disabled, but not ready to be enabled
- 0 = USB module is not active and is ready to be enabled
 - **Note:** When USBPWR = 0 and USBBUSY = 1, status from all other registers is invalid and writes to all USB module registers produce undefined results.

bit 2 Unimplemented: Read as '0'

bit 1 USUSPEND: USB Suspend Mode bit

- 1 = USB module is placed in Suspend mode
 - (The 48 MHz USB clock will be gated off. The transceiver is placed in a low-power state.)
- 0 = USB module operates normally
- bit 0 USBPWR: USB Operation Enable bit
 - 1 = USB module is turned on
 - 0 = USB module is disabled

(Outputs held inactive, device pins not used by USB, analog features are shut down to reduce power consumption.)

PIC32MX5XX/6XX/7XX

REGISTER 11-20: U1CNFG1: USB CONFIGURATION 1 REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	—	—	—	—	—
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	—	—	—	—	_	—	—
7:0	R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0
	UTEYE	UOEMON	_	USBSIDL	_	_	_	UASUSPND

Legend:

R = Readable bit	Readable bit W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 31-8 Unimplemented: Read as '0'

- bit 7 UTEYE: USB Eye-Pattern Test Enable bit
 - 1 = Eye-Pattern Test is enabled
 - 0 = Eye-Pattern Test is disabled
- bit 6 **UOEMON:** USB OE Monitor Enable bit
 - $1 = \overline{OE}$ signal is active; it indicates intervals during which the D+/D- lines are driving
 - $0 = \overline{OE}$ signal is inactive
- bit 5 Unimplemented: Read as '0'
- bit 4 USBSIDL: Stop in Idle Mode bit
 - 1 = Discontinue module operation when device enters Idle mode
 - 0 = Continue module operation in Idle mode
- bit 3-1 Unimplemented: Read as '0'

bit 0 UASUSPND: Automatic Suspend Enable bit

- 1 = USB module automatically suspends upon entry to Sleep mode. See the USUSPEND bit (U1PWRC<1>) in Register 11-5.
- 0 = USB module does not automatically suspend upon entry to Sleep mode. Software must use the USUSPEND bit (U1PWRC<1>) to suspend the module, including the USB 48 MHz clock.

12.1 Parallel I/O (PIO) Ports

All port pins have three registers (TRIS, LAT and PORT) that are directly associated with their operation.

TRIS is a Data Direction or Tri-State Control register that determines whether a digital pin is an input or an output. Setting a TRISx register bit = 1, configures the corresponding I/O pin as an input; setting a TRISx register bit = 0, configures the corresponding I/O pin as an output. All port I/O pins are defined as inputs after a device Reset. Certain I/O pins are shared with analog peripherals and default to analog inputs after a device Reset.

PORT is a register used to read the current state of the signal applied to the port I/O pins. Writing to a PORTx register performs a write to the port's latch, LATx register, latching the data to the port's I/O pins.

LAT is a register used to write data to the port I/O pins. The LATx Latch register holds the data written to either the LATx or PORTx registers. Reading the LATx Latch register reads the last value written to the corresponding PORT or Latch register.

Not all port I/O pins are implemented on some devices, therefore, the corresponding PORTx, LATx and TRISx register bits will read as zeros.

12.1.1 CLR, SET AND INV REGISTERS

Every I/O module register has a corresponding Clear (CLR), Set (SET) and Invert (INV) register designed to provide fast atomic bit manipulations. As the name of the register implies, a value written to a SET, CLR or INV register effectively performs the implied operation, but only on the corresponding base register and only bits specified as '1' are modified. Bits specified as '0' are not modified.

Reading SET, CLR and INV registers returns undefined values. To see the affects of a write operation to a SET, CLR or INV register, the base register must be read.

Note:	Using a PORTxINV register to toggle a bit
	is recommended because the operation is
	performed in hardware atomically, using
	fewer instructions, as compared to the
	traditional read-modify-write method, as
	follows:
	$PORTC ^{=} 0 \times 0001$:

12.1.2 DIGITAL INPUTS

Pins are configured as digital inputs by setting the corresponding TRIS register bits = 1. When configured as inputs, they are either TTL buffers or Schmitt Triggers. Several digital pins share functionality with analog inputs and default to the analog inputs at POR. Setting the corresponding bit in the AD1PCFG register = 1 enables the pin as a digital pin.

The maximum input voltage allowed on the input pins is the same as the maximum VIH specification. Refer to **Section 32.0 "Electrical Characteristics"** for VIH specification details.

Note:	Analog le	vels or	n any pin tha	at is de	fined as
	a digital	input	(including f	the AN	\x pins)
	may cau	se the	input buffe	er to c	onsume
	current specificat	that tions.	exceeds	the	device

12.1.3 ANALOG INPUTS

Certain pins can be configured as analog inputs used by the ADC and comparator modules. Setting the corresponding bits in the AD1PCFG register = 0 enables the pin as an analog input pin and must have the corresponding TRIS bit set = 1 (input). If the TRIS bit is cleared = 0 (output), the digital output level (VOH or VOL) will be converted. Any time a port I/O pin is configured as analog, its digital input is disabled and the corresponding PORTx register bit will read '0'. The AD1PCFG register has a default value of 0x0000; therefore, all pins that share ANx functions are analog (not digital) by default.

12.1.4 DIGITAL OUTPUTS

Pins are configured as digital outputs by setting the corresponding TRIS register bits = 0. When configured as digital outputs, these pins are CMOS drivers or can be configured as open-drain outputs by setting the corresponding bits in the Open-Drain Configuration (ODCx) register.

The open-drain feature allows generation of outputs higher than VDD (e.g., 5V) on any desired 5V tolerant pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

See the **"Device Pin Tables"** section for the available pins and their functionality.

12.1.5 ANALOG OUTPUTS

Certain pins can be configured as analog outputs, such as the CVREF output voltage used by the comparator module. Configuring the comparator reference module to provide this output will present the analog output voltage on the pin, independent of the TRIS register setting for the corresponding pin.

12.1.6 INPUT CHANGE NOTIFICATION

The input change notification function of the I/O ports (CNx) allows devices to generate interrupt requests in response to change-of-state on selected pin.

Each CNx pin also has a weak pull-up, which acts as a current source connected to the pin. The pull-ups are enabled by setting the corresponding bit in the CNPUE register.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	—	—	—	_
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	—	—	—	—	_
45.0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	ON ^(1,2)	—	—	—	—	—	—	_
7.0	U-0	R-y	R-y	R-y	R-y	R-y	R/W-0	R/W-0
7:0	_		S	WDTPS<4:0	>		WDTWINEN	WDTCLR

REGISTER 15-1: WDTCON: WATCHDOG TIMER CONTROL REGISTER

Legend:	y = Values set from Confi	guration bits on POR	
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 0

- bit 15 **ON:** Watchdog Timer Enable bit^(1,2)
 - 1 = Enables the WDT if it is not enabled by the device configuration 0 = Disable the WDT if it was enabled in software
- bit 14-7 **Unimplemented:** Read as '0'
- bit 6-2 **SWDTPS<4:0>:** Shadow Copy of Watchdog Timer Postscaler Value from Device Configuration bits On reset, these bits are set to the values of the WDTPS <4:0> Configuration bits.
- bit 1 WDTWINEN: Watchdog Timer Window Enable bit
 - 1 = Enable windowed Watchdog Timer
 - 0 = Disable windowed Watchdog Timer
 - WDTCLR: Watchdog Timer Reset bit
 - 1 = Writing a '1' will clear the WDT
 - 0 = Software cannot force this bit to a '0'
- Note 1: A read of this bit results in a '1' if the Watchdog Timer is enabled by the device configuration or software.
 - 2: When using the 1:1 PBCLK divisor, the user's software should not read or write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

19.1 Control Registers

TABLE 19-1: I2C1THROUGH I2C5 REGISTER MAP

SSS		_	Bits																
Virtual Addre (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
5000	1000001	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5000	12C3CON	15:0	ON	_	SIDL	SCLREL	STRICT	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
5010	12026747	31:16	—	-	_	_	_	_	—	_	-	_	_	_		_	-	_	0000
5010	12033 IAI	15:0	ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D/A	Р	S	R/W	RBF	TBF	0000
5020		31:16	—	_	—	—	_	—	_	—	_	—	—	—	—	—	_	_	0000
5020	1200ADD	15:0	—	_	—	—	—	—					ADD	<9:0>					0000
5030	12C3MSK	31:16	—	_	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
5050	120010101	15:0	—	_	—	—	—	—					MSK	<9:0>					0000
5040	I2C3BRG	31:16	_	_	_	—	_	—	—	—	_	—	_	—	—	—	_	_	0000
00.0	.2005.10	15:0	_	_		_					Ba	ud Rate Ger	nerator Regis	ster					0000
5050	I2C3TRN	31:16	_	_	—	—	—	—		_	—	—		—	—		—	_	0000
		15:0	_	_	—	—	—	—		_				Transmit	Register				0000
5060	I2C3RCV	31:16	—	—	—	—	—	—	-	_	—	—	—	_	—	—	—	_	0000
		15:0	_	_	—	—	—	—		_				Receive	Register				0000
5100	I2C4CON	31:16	—	_	—	—	—	—	_	—	—	—		—	_		—	_	0000
		15:0	ON	—	SIDL	SCLREL	STRICT	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
5110	I2C4STAT	31:16	—	_	—	—	—	—	_	—	—	—		—	_		—	_	0000
		15:0	ACKSTAT	TRSTAT		—	—	BCL	GCSTAT	ADD10	IWCOL	I2COV	D/A	Р	S	R/W	RBF	TBF	0000
5120	I2C4ADD	31:16	—	—	—	—	—	—	-	—	—	—	_	—	—	—	—	—	0000
		15:0	_	_	_	-	_	-					ADD	<9:0>					0000
5130	I2C4MSK	31:16	_	_	_	-	_	-	-	-	_	_	—	-	_	_	_	_	0000
		15:0				_		_					MSK	<9:0>					0000
5140	I2C4BRG	31:16	_	_	_	-	_	—	—	-			—	—	_	_	—	-	0000
		15:0				_					Ва	ud Rate Ger	erator Regi	ster					0000
5150	I2C4TRN	31:16	_		_	_	_		_		_		_		—	_	_		0000
		15:0				_		_						Transmit	Register				0000
5160	I2C4RCV	15.0									_	_	_	- Receive	— Pegister	—	—	_	0000
		31.16																	0000
5200	I2C5CON	15.0				SCI PEI	STRICT			SMEN	GCEN	STREN				DEN		SEN	1000
		31.16	_	_			_					_		-					0000
5210	I2C5STAT	15.0	ACKSTAT	TRSTAT	_	_	_	BCI	GOSTAT	ADD10	IWCOL	120.01/	D/A	Р	S	R/W	RBF	TBE	0000
		31.16							5001AT			12007				1./ **			0000
5220	I2C5ADD	15.0	_	_		_		_		_	_	_		-0:0>	_	_	_	_	0000
		15:0	—		—	_	—	_					ADD	<9.0>					0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table except I2CxRCV have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

PIC32MX5XX/6XX/7XX

2: This register is not available on 64-pin devices.

TABLE 20-1: UART1 THROUGH UART6 REGISTER MAP (CONTINUED)

ess										Bi	ts								
Virtual Addr (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6620	LIETYPEC	31:16		_	—	_			_			—							0000
0020	OUTAILEO	15:0	—	—	—	_	—	—	-	TX8				Transmit	Register				0000
6630		31:16	_	_	_	_	_	_	_	_	_	—	—	_	_	—	_	—	0000
0030	UUIVAILEO	15:0	—	_	_	—	—	—	_	RX8				Receive	Register				0000
6640	U6BRG ⁽¹⁾	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
00.0	002.00	15:0								BRG<	15:0>								0000
6800	U2MODE ⁽¹⁾	31:16	_	_	—	_	—	—	—	—	_	—	_	—	—	—	—	—	0000
		15:0	ON	_	SIDL	IREN	RTSMD	—	UEN	<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEI	_<1:0>	STSEL	0000
6810	U2STA ⁽¹⁾	31:16	—	—	—	—	_	_	—	ADM_EN				ADDR	<7:0>				0000
00.0	020111	15:0	UTXISE	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXIS	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
6820	U2TXREG	31:16	—		—	_	_	—	_	_	_	—	—	—	—	—	—	—	0000
		15:0	_	—	—	—	—	_	—	TX8		-		Transmit	Register				0000
6830	U2RXREG	31:16	_	—	—	—	—	_	—	—	—	—	—	—	—	—	—	—	0000
		15:0	—	—	—	—	—	—	—	RX8		-		Receive	Register				0000
6840	U2BRG ⁽¹⁾	31:16		_	_	_			_	—		_		_	_	_	_	_	0000
		15:0								BRG<	15:0>								0000
6A00	U5MODE ⁽¹⁾	31:16	-	_	-	-	-	-	_	-	-	—		—	-	-	-	-	0000
		15:0	ON		SIDL	IREN		_		-	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEI	_<1:0>	SISEL	0000
6A10	U5STA ⁽¹⁾	31:16	—	—	—	-	-		-	ADM_EN				ADDR	<7:0>		0500		0000
		15:0	UTXISE	L<1:0>	UTXINV	URXEN	UTXBRK	UIXEN	UIXBF	IRMI	URXIS	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
6A20	U5TXREG	31:16	_	_	_	_		_	_	— 	_	—	_		—	_	_	_	0000
		15:0	_	_	_	_		_	_	1 X8		1		Transmit	Register				0000
6A30	U5RXREG	31:16	_	_	_	_	_	_	_		_	-	_	- Boooirra	— Pogistor	-	_	_	0000
		15.0	_					_		KA0				Receive	Register				0000
6A40	U5BRG ⁽¹⁾	15:0	_	_	—	_	_		_		15:0:	_	_	_	_	_	_	_	0000
Legen	d:	15.0 nknown		asat:	implemente	d read as 'o	' Reset valu	las ara show	n in hevede	>D7D cimal	10.0>								0000

DS60001156J-page 206

This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information. Note 1:

22.1 Control Registers

TABLE 22-1: RTCC REGISTER MAP

ess										В	its								
Virtual Addr (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0000	DTOOON	31:16	_	_	—	-		-					CAL<	9:0>					0000
0200	RICCON	15:0	ON	_	SIDL	-	_	_	—	—	RTSECSEL	RTCCLKON	_	—	RTCWREN	RTCSYNC	HALFSEC	RTCOE	0000
0210		31:16	_	_	—	_	_	_	—	_	_	—	_	_	—	_	_	_	0000
0210	RICALRIVI	15:0	ALRMEN	CHIME	PIV	ALRMSYNC		AMAS	K<3:0>					ARPT	<7:0>				0000
0220	DTOTIME	31:16		HR10	0<3:0>			HR01	<3:0>			MIN10<	<3:0>			MIN01	<3:0>		xxxx
0220	RICTIVIE	15:0		SEC1	0<3:0>			SEC0 ²	1<3:0>		_	_			—	—	_	—	xx00
0000	DTODATE	31:16		YEAR'	10<3:0>			YEARC)1<3:0>			MONTH1	0<3:0>			MONTH	01<3:0>		xxxx
0230	RICDATE	15:0		DAY1	0<3:0>			DAY0'	1<3:0>		_	_				WDAYC)1<3:0>		xx00
0240		31:16		HR10	0<3:0>			HR01	<3:0>			MIN10<	<3:0>			MIN01	<3:0>		xxxx
0240		15:0		SEC1	0<3:0>			SEC0 ⁻	1<3:0>		—	_			—	—	_	_	xx00
0250		31:16	_	-	_	—	-	-	_	_		MONTH1	0<3:0>			MONTH	01<3:0>		00xx
0250		15:0		DAY1	0<3:0>			DAY0'	1<3:0>		_	_	_	_		WDAYO)1<3:0>		xx0x
						1 1 /-													

PIC32MX5XX/6XX/7XX

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

		P	CSZIVIA	// 3531		7 10321	WA795F		EVICES		NUED)								
ess										Bit	ts								
Virtual Addr (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
C100		31:16	FLTEN19	MSEL1	19<1:0>			FSEL19<4:0	>		FLTEN18	MSEL1	8<1:0>		F	SEL18<4:0	>		0000
0100	CZFLICON4	15:0	FLTEN17	MSEL1	17<1:0>			FSEL17<4:0	>		FLTEN16	MSEL1	6<1:0>		I	SEL16<4:0):		0000
C110		31:16	FLTEN23	MSEL2	23<1:0>			FSEL23<4:0	>		FLTEN22	MSEL2	2<1:0>		F	SEL22<4:0	>		0000
CIIU		15:0	FLTEN21	MSEL2	21<1:0>			FSEL21<4:0	>		FLTEN20	MSEL2	20<1:0>		F	SEL20<4:0	>		0000
C120	C2ELTCON6	31:16	FLTEN27	MSEL2	27<1:0>			FSEL27<4:0	>		FLTEN26	MSEL2	26<1:0>		F	SEL26<4:0	>		0000
0120	021 210010	15:0	FLTEN25	MSEL2	25<1:0>			FSEL25<4:0	>		FLTEN24	MSEL2	24<1:0>		F	SEL24<4:0	>		0000
C130	C2FLTCON7	31:16	FLTEN31	MSEL3	31<1:0>			FSEL31<4:0	>		FLTEN30	MSEL3	80<1:0>		F	SEL30<4:0	>		0000
0.00	02. 2. 00.	15:0	FLTEN29	MSEL2	29<1:0>			FSEL29<4:0	>		FLTEN28	MSEL2	28<1:0>		F	SEL28<4:0	>		0000
C140	C2RXFn	31:16						SID<10:0>							EXID	—	EID<'	17:16>	xxxx
	(n = 0-31)	15:0								EID<1	5:0>								xxxx
C340	C2FIFOBA	31:16								C2FIFOB	A<31:0>								0000
		15:0									1								0000
C350	C2FIFOCONn (n = 0-31)	31:16	_	-	—			_	_		-	-	-	TYEDD	TYPEO	FSIZE<4:0>			0000
	(11 = 0-31)	15:0	_	FRESET	UINC	DONLY	_	_	-	_	TXEN	TXABAT	TXLARB	TXERR	TXREQ	RIREN	TXPR	I<1:U>	0000
0.260	C2FIFOINTn	31:16	—	—	—	—	—	TXNFULLIE	TXHALFIE	TXEMPTYIE	—	-	-	—	RXOVFLIE	RXFULLIE	RXHALFIE	EMPTYIE	0000
C360	(n = 0-31)	15:0	—	—	_	_	_	TXNFULLIF	TXHALFIF	TXEMPTYIF	—	_	_	_	RXOVFLIF	RXFULLIF	RXHALFIF	RXN EMPTYIF	0000
C370	C2FIFOUAn	31:16								C2EIEOU	۵ <u>~</u> 31·0								0000
0070	(n = 0-31)	15:0								02111 00	A<01.02								0000
C380	C2FIFOCIn	31:16	—	—	—	—		—	_	—	—	—	—	—	—	—	—	—	0000
0000	(n = 0-31)	15:0	—	—	-	—	-	-	—	-	—	-	_		C	2FIFOCI<4:	0>		0000

TABLE 24-2: CAN2 REGISTER SUMMARY FOR PIC32MX775F256H, PIC32MX775F512H, PIC32MX795F512H, PIC32MX775F256L, PIC32MX775F512L, AND PIC32MX795F512L, DEVICES (CONTINUED)

Legend:

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal. All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more Note 1: information.

25.0 ETHERNET CONTROLLER

Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 35. "Ethernet Controller" (DS60001155) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

The Ethernet controller is a bus master module that interfaces with an off-chip Physical Layer (PHY) to implement a complete Ethernet node in a system.

Key features of the Ethernet Controller include:

- Supports 10/100 Mbps data transfer rates
- Supports full-duplex and half-duplex operation
- Supports RMII and MII PHY interface
- Supports MIIM PHY management interface
- Supports both manual and automatic Flow Control
- RAM descriptor-based DMA operation for both receive and transmit path
- · Fully configurable interrupts
- · Configurable receive packet filtering
 - CRC check
 - 64-byte pattern match
 - Broadcast, multicast and unicast packets
 - Magic Packet™
 - 64-bit hash table
 - Runt packet
- Supports packet payload checksum calculation
- · Supports various hardware statistics counters

Figure 25-1 illustrates a block diagram of the Ethernet controller.

FIGURE 25-1: ETHERNET CONTROLLER BLOCK DIAGRAM



REGISTER 25-3: ETHTXST: ETHERNET CONTROLLER TX PACKET DESCRIPTOR START ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
51.24				TXSTADD	R<31:24>			
22.16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23.10				TXSTADD	R<23:16>			
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15.0				TXSTADE)R<15:8>			
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
7.0			TXSTAD	DR<7:2>			_	_

Legend:

Ecgena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-2 **TXSTADDR<31:2>:** Starting Address of First Transmit Descriptor bits This register should not be written while any transmit, receive or DMA operations are in progress. This address must be 4-byte aligned (bits 1-0 must be '00').

bit 1-0 Unimplemented: Read as '0'

Note 1: This register is only used for TX operations.
2: This register will be updated by hardware with the last descriptor used by the last successfully transmitted packet.

REGISTER 25-4: ETHRXST: ETHERNET CONTROLLER RX PACKET DESCRIPTOR START ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
51.24				RXSTADE)R<31:24>			
22.16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23.10				RXSTADE)R<23:16>			
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15.0				RXSTADI	DR<15:8>			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
7.0			RXSTAD	DR<7:2>				_

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-2 **RXSTADDR<31:2>:** Starting Address of First Receive Descriptor bits

This register should not be written while any transmit, receive or DMA operations are in progress. This address must be 4-byte aligned (bits 1-0 must be '00').

bit 1-0 Unimplemented: Read as '0'

Note 1: This register is only used for RX operations.
2: This register will be updated by hardware with the last descriptor used by the last successfully transmitted packet.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—	—	—	_	_
22.16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23.10				BUFCNT<7	': 0>			
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0	—	—	—	—	—	—	-	
7.0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
7.0	ETHBUSY ⁽¹⁾	TXBUSY ⁽²⁾	RXBUSY ⁽²⁾	_	_	_	_	_
	•	•	•	•	•			

REGISTER 25-15: ETHSTAT: ETHERNET CONTROLLER STATUS REGISTER

Legend:

Logena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-24 Unimplemented: Read as '0'

bit 23-16 **BUFCNT<7:0>:** Packet Buffer Count bits

Number of packet buffers received in memory. Once a packet has been successfully received, this register is incremented by hardware based on the number of descriptors used by the packet. Software decrements the counter (by writing to the BUFCDEC bit (ETHCON1<0>) for each descriptor used) after a packet has been read out of the buffer. The register does not roll over (0xFF to 0x00) when hardware tries to increment the register and the register is already at 0xFF. Conversely, the register does not roll under (0x00 to 0xFF) when software tries to decrement the register and the register is already at 0x000. When software attempts to decrement the same time that the hardware attempts to increment the counter, the counter value will remain unchanged.

When this register value reaches 0xFF, the RX logic will halt (only if automatic Flow Control is enabled) awaiting software to write the BUFCDEC bit in order to decrement the register below 0xFF.

If automatic Flow Control is disabled, the RXDMA will continue processing and the BUFCNT will saturate at a value of 0xFF.

When this register is non-zero, the PKTPEND status bit will be set and an interrupt may be generated, depending on the value of the ETHIEN bit <PKTPENDIE> register.

When the ETHRXST register is written, the BUFCNT counter is automatically cleared to 0x00.

- **Note:** BUFCNT will not be cleared when ON is set to '0'. This enables software to continue to utilize and decrement this count.
- bit 15-8 **Unimplemented:** Read as '0'
- bit 7 ETHBUSY: Ethernet Module busy bit⁽¹⁾

1 = Ethernet logic has been turned on (ON (ETHCON1<15>) = 1) or is completing a transaction 0 = Ethernet logic is idle

This bit indicates that the module has been turned on or is completing a transaction after being turned off.

- bit 6 **TXBUSY:** Transmit Busy bit⁽²⁾
 - 1 = TX logic is receiving data
 - 0 = TX logic is idle

This bit indicates that a packet is currently being transmitted. A change in this status bit is not necessarily reflected by the TXDONE interrupt, as TX packets may be aborted or rejected by the MAC.

- **Note 1:** This bit will be *set* when the ON bit (ETHCON1<15>) = 1.
 - **2:** This bit will be *cleared* when the ON bit (ETHCON1<15>) = 0.

REGISTER 25-36: EMAC1MIND: ETHERNET CONTROLLER MAC MII MANAGEMENT INDICATORS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
51.24		—	—	—	—	—	-	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
		—	—	—	—	—	-	—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
		—	—	—	—	—	-	—
7:0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
		_	_	_	LINKFAIL	NOTVALID	SCAN	MIIMBUSY

Legend:

0			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-4 Unimplemented: Read as '0'

bit 3 LINKFAIL: Link Fail bit

When '1' is returned - indicates link fail has occurred. This bit reflects the value last read from the PHY status register.

bit 2 NOTVALID: MII Management Read Data Not Valid bit When '1' is returned - indicates an MII management read cycle has not completed and the Read Data is not yet valid.

bit 1 SCAN: MII Management Scanning bit When '1' is returned - indicates a scan operation (continuous MII Management Read cycles) is in progress.

bit 0 MIIMBUSY: MII Management Busy bit

When '1' is returned - indicates MII Management module is currently performing an MII Management Read or Write cycle.

Note: Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

PIC32MX5XX/6XX/7XX

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	—	—	—	—	_	_	_
15:8	U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
	—	—	SIDL	—	—	—	—	—
7:0	U-0	U-0	U-0	U-0	U-0	U-0	R-0	R-0
		_		_	_		C2OUT	C1OUT

REGISTER 26-2: CMSTAT: COMPARATOR STATUS REGISTER

-	
1	
Leaena	Ξ.
	-

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-14 Unimplemented: Read as '0'

- bit 13 SIDL: Stop in Idle Control bit
 - 1 = All Comparator modules are disabled while in Idle mode
 - 0 = All Comparator modules continue to operate while in Idle mode

bit 12-2 Unimplemented: Read as '0'

- bit 1 **C2OUT:** Comparator Output bit
 - 1 = Output of Comparator 2 is a '1'
 - 0 = Output of Comparator 2 is a '0'
- bit 0 C1OUT: Comparator Output bit
 - 1 = Output of Comparator 1 is a '1'
 - 0 = Output of Comparator 1 is a '0'

The processor will exit, or 'wake-up', from Sleep mode on one of the following events:

- On any interrupt from an enabled source that is operating in Sleep mode. The interrupt priority must be greater than the current CPU priority.
- On any form of device Reset
- On a WDT time-out

If the interrupt priority is lower than or equal to the current priority, the CPU will remain Halted, but the PBCLK will start running and the device will enter into Idle mode.

28.3.2 IDLE MODE

In Idle mode, the CPU is Halted but the System Clock (SYSCLK) source is still enabled. This allows peripherals to continue operation when the CPU is Halted. Peripherals can be individually configured to Halt when entering Idle by setting their respective SIDL bit. Latency, when exiting Idle mode, is very low due to the CPU oscillator source remaining active.

- Note 1: Changing the PBCLK divider ratio requires recalculation of peripheral timing. For example, assume the UART is configured for 9600 baud with a PB clock ratio of 1:1 and a Posc of 8 MHz. When the PB clock divisor of 1:2 is used, the input frequency to the baud clock is cut in half; therefore, the baud rate is reduced to 1/2 its former value. Due to numeric truncation in calculations (such as the baud rate divisor), the actual baud rate may be a tiny percentage different than expected. For this reason, any timing calculation required for a peripheral should be performed with the new PB clock frequency instead of scaling the previous value based on a change in the PB divisor ratio.
 - 2: Oscillator start-up and PLL lock delays are applied when switching to a clock source that was disabled and that uses a crystal and/or the PLL. For example, assume the clock source is switched from Posc to LPRC just prior to entering Sleep in order to save power. No oscillator startup delay would be applied when exiting Idle. However, when switching back to Posc, the appropriate PLL and/or oscillator start-up/lock delays would be applied.

The device enters Idle mode when the SLPEN bit (OSCCON<4>) is clear and a WAIT instruction is executed.

The processor will wake or exit from Idle mode on the following events:

- On any interrupt event for which the interrupt source is enabled. The priority of the interrupt event must be greater than the current priority of the CPU. If the priority of the interrupt event is lower than or equal to current priority of the CPU, the CPU will remain Halted and the device will remain in Idle mode.
- · On any form of device Reset
- On a WDT time-out interrupt

28.3.3 PERIPHERAL BUS SCALING METHOD

Most of the peripherals on the device are clocked using the PBCLK. The Peripheral Bus (PB) can be scaled relative to the SYSCLK to minimize the dynamic power consumed by the peripherals. The PBCLK divisor is controlled by PBDIV<1:0> (OSCCON<20:19>), allowing SYSCLK to PBCLK ratios of 1:1, 1:2, 1:4 and 1:8. All peripherals using PBCLK are affected when the divisor is changed. Peripherals such as USB, interrupt controller, DMA, bus matrix and prefetch cache are clocked directly from SYSCLK. As a result, they are not affected by PBCLK divisor changes.

Changing the PBCLK divisor affects:

- The CPU to peripheral access latency. The CPU has to wait for next PBCLK edge for a read to complete. In 1:8 mode, this results in a latency of one to seven SYSCLKs.
- The power consumption of the peripherals. Power consumption is directly proportional to the frequency at which the peripherals are clocked. The greater the divisor, the lower the power consumed by the peripherals.

To minimize dynamic power, the PB divisor should be chosen to run the peripherals at the lowest frequency that provides acceptable system performance. When selecting a PBCLK divider, peripheral clock requirements, such as baud rate accuracy, should be taken into account. For example, the UART peripheral may not be able to achieve all baud rate values at some PBCLK divider depending on the SYSCLK value.

31.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers (MCU) and dsPIC[®] digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] X IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB XC Compiler
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
 - MPLAB X SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
 - MPLAB ICD 3
 - PICkit™ 3
- Device Programmers
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

31.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows[®], Linux and Mac OS[®] X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- · Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- Call graph window
- Project-Based Workspaces:
- Multiple projects
- Multiple tools
- Multiple configurations
- · Simultaneous debugging sessions

File History and Bug Tracking:

- · Local file history feature
- Built-in support for Bugzilla issue tracker

TABLE 32-13: COMPARATOR SPECIFICATIONS

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions (see Note 3): 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-Temp} \end{array}$				
Param. No. Symbol Characteristics			Min.	Typical	Max.	Units	Comments
D300	VIOFF	Input Offset Voltage	_	±7.5	±25	mV	Avdd = Vdd, Avss = Vss
D301	VICM	Input Common Mode Voltage	0	—	Vdd	V	Avdd = Vdd, Avss = Vss (Note 2)
D302	CMRR	Common Mode Rejection Ratio	55	—	_	dB	Max VICM = (VDD - 1)V (Note 2)
D303	TRESP	Response Time	-	150	400	ns	AVDD = VDD, AVss = Vss (Notes 1, 2)
D304	ON2ov	Comparator Enabled to Output Valid	—	—	10	μs	Comparator module is configured before setting the comparator ON bit (Note 2)
D305	IVREF	Internal Voltage Reference	0.57	0.6	0.63	V	For devices without BGSEL<1:0>
			1.14	1.2	1.26	V	BGSEL<1:0> = 00
			0.57	0.6	0.63	V	BGSEL<1:0> = 01

Note 1: Response time measured with one comparator input at (VDD – 1.5)/2, while the other input transitions from Vss to VDD.

2: These parameters are characterized but not tested.

3: The Comparator module is functional at VBORMIN < VDD < VDDMIN, but with degraded performance. Unless otherwise stated, module functionality is tested, but not characterized.