



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|-----------------------------------------------------------------------------------|
| Core Processor | MIPS32 ® M4K™ |
| Core Size | 32-Bit Single-Core |
| Speed | 80MHz |
| Connectivity | CANbus, Ethernet, I ² C, SPI, UART/USART, USB OTG |
| Peripherals | Brown-out Detect/Reset, DMA, POR, PWM, WDT |
| Number of I/O | 53 |
| Program Memory Size | 256KB (256K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 64K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.3V ~ 3.6V |
| Data Converters | A/D 16x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-TQFP |
| Supplier Device Package | 64-TQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic32mx775f256ht-80i-pt |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

PIC32MX5XX/6XX/7XX

| | USB, Ethernet, and CAN | | | | | | | | | | | | | | | | |
|------------------|------------------------|-------------------------|------------------|-----|----------|--------|------------------------|------------------------------------------|-----------------------------|--------------------|---------------------------------|------------------------------|-------------|---------|------|-------|-------------------------|
| Device | Pins | Program Memory (KB) | Data Memory (KB) | USB | Ethernet | CAN | Timers/Capture/Compare | DMA Channels (Programmable/Dedicated) | UART^(2,3) | SPI ⁽³⁾ | I ² C ⁽³⁾ | 10-bit 1 Msps ADC (Channels) | Comparators | dSd/dMd | JTAG | Trace | Packages ⁽⁴⁾ |
| PIC32MX764F128H | 64 | 128 + 12 ⁽¹⁾ | 32 | 1 | 1 | 1 | 5/5/5 | 4/8 | 6 | 3 | 4 | 16 | 2 | Yes | Yes | No | PT, MR |
| PIC32MX775F256H | 64 | 256 + 12 ⁽¹⁾ | 64 | 1 | 1 | 2 | 5/5/5 | 8/8 | 6 | 3 | 4 | 16 | 2 | Yes | Yes | No | PT, MR |
| PIC32MX775F512H | 64 | 512 + 12 ⁽¹⁾ | 64 | 1 | 1 | 2 | 5/5/5 | 8/8 | 6 | 3 | 4 | 16 | 2 | Yes | Yes | No | PT, MR |
| PIC32MX795F512H | 64 | 512 + 12 ⁽¹⁾ | 128 | 1 | 1 | 2 | 5/5/5 | 8/8 | 6 | 3 | 4 | 16 | 2 | Yes | Yes | No | PT, MR |
| PIC32MX764F128L | 100 | 128 + 12 ⁽¹⁾ | 32 | 1 | 1 | 1 | 5/5/5 | 4/6 | 6 | 4 | 5 | 16 | 2 | Yes | Yes | Yes | PT, PF, BG |
| PIC32MX775F256L | 100 | 256 + 12 ⁽¹⁾ | 64 | 1 | 1 | 2 | 5/5/5 | 8/8 | 6 | 4 | 5 | 16 | 2 | Yes | Yes | Yes | PT, PF, BG |
| PIC32MX775F512L | 100 | 512 + 12 ⁽¹⁾ | 64 | 1 | 1 | 2 | 5/5/5 | 8/8 | 6 | 4 | 5 | 16 | 2 | Yes | Yes | Yes | PT, PF, BG |
| PIC32MX795F512L | 100 | 512 + 12 ⁽¹⁾ | 128 | 1 | 1 | 2 | 5/5/5 | 8/8 | 6 | 4 | 5 | 16 | 2 | Yes | Yes | Yes | PT, PF, BG, TL |
| Legend: PF. PT = | TQFF | P MR = G | QFN | | BG | 3 = TF | BGA | | TL = | /TLA | 5) | | | | | | |

TABLE 3: PIC32MX7XX USB, ETHERNET, AND CAN FEATURES

Note 1: This device features 12 KB boot Flash memory.

2: CTS and RTS pins may not be available for all UART modules. Refer to the "Device Pin Tables" section for more information.

3: Some pins between the UART, SPI and I²C modules may be shared. Refer to the "Device Pin Tables" section for more information.

4: Refer to Section 34.0 "Packaging Information" for more information.

5: 100-pin devices other than those listed here are available in the VTLA package upon request. Please contact your local Microchip Sales Office for details.

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

| | | <u>г</u> | | V092L2 | | | | | | | | | | | | | | | - |
|--------------------------|---------------------------------|---------------|----------------------------------------------------------------------------------------------|---------|---------|-------------------------------|-------------------------------|-------------------------------|-------------------------------|-----------------------------|-------------------------------|-------------------------------|-----------------------------|-----------------------------------------|---------------|----------------|--------|--------|-----------|
| ess | | | | | | | | | | В | its | | | | | | | | s |
| Virtual Addr (BF88_#) | Register Name ⁽¹⁾ | Bit Range | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 | All Reset |
| 1000 | INTCON | 31:16 | — | — | — | — | — | — | — | | — | — | — | _ | _ | — | — | SS0 | 0000 |
| | | 15:0 | _ | _ | _ | MVEC | _ | | TPC<2:0> | | _ | _ | _ | INT4EP | INT3EP | INT2EP | INT1EP | INTOEP | 0000 |
| 1010 | INTSTAT ⁽³⁾ | 15.0 | _ | _ | | _ | _ | _ | | | _ | | _ | — | | <5:0> | _ | _ | 0000 |
| 1020 | IPTMR | 31:16 15:0 | | | | IPTMR<31:0> | | | | | | | | | | 0000 | | | |
| 1030 | IFS0 | 31:16 | I2C1MIF | I2C1SIF | I2C1BIF | U1TXIF SPI3TXIF I2C3MIF | U1RXIF SPI3RXIF I2C3SIF | U1EIF SPI3EIF I2C3BIF | SPI1TXIF | SPI1RXIF | SPI1EIF | OC5IF | IC5IF | T5IF | INT4IF | OC4IF | IC4IF | T4IF | 0000 |
| | | 15:0 | INT3IF | OC3IF | IC3IF | T3IF | INT2IF | OC2IF | IC2IF | T2IF | INT1IF | OC1IF | IC1IF | T1IF | INT0IF | CS1IF | CS0IF | CTIF | 0000 |
| | | 31:16 | IC3EIF | IC2EIF | IC1EIF | ETHIF | — | — | USBIF | FCEIF | DMA7IF ⁽²⁾ | DMA6IF ⁽²⁾ | DMA5IF ⁽²⁾ | DMA4IF ⁽²⁾ | DMA3IF | DMA2IF | DMA1IF | DMA0IF | 0000 |
| 1040 | IFS1 | 15:0 | RTCCIF | FSCMIF | I2C2MIF | I2C2SIF | I2C2BIF | U2TXIF SPI4TXIF | U2RXIF SPI4RXIF | U2EIF SPI4EIF | U3TXIF SPI2TXIF | U3RXIF SPI2RXIF | U3EIF SPI2EIF | CMP2IF | CMP1IF | PMPIF | AD1IF | CNIF | 0000 |
| | | 04.40 | | | | | | I2C5MIF | 12C5SIF | I2C5BIF | I2C4MIF | I2C4SIF | I2C4BIF | | | | | | |
| 1050 | IFS2 | 31:16 | | | _ | | | | | | | | | | | | | | 0000 |
| 1060 | IEC0 | 31:16 | I2C1MIE | I2C1SIE | I2C1BIE | U1TXIE SPI3TXIE I2C3MIE | U1RXIE SPI3RXIE I2C3SIE | U1EIE SPI3EIE I2C3BIE | SPI1TXIE | SPI1RXIE | SPI1EIE | OC5IE | IC5IE | T5IE | INT4IE | OC4IE | IC4IE | T4IE | 0000 |
| | | 15:0 | INT3IE | OC3IE | IC3IE | T3IE | INT2IE | OC2IE | IC2IE | T2IE | INT1IE | OC1IE | IC1IE | T1IE | INT0IE | CS1IE | CS0IE | CTIE | 0000 |
| | | 31:16 | IC3EIE | IC2EIE | IC1EIE | ETHIE | — | — | USBIE | FCEIE | DMA7IE ⁽²⁾ | DMA6IE ⁽²⁾ | DMA5IE ⁽²⁾ | DMA4IE ⁽²⁾ | DMA3IE | DMA2IE | DMA1IE | DMA0IE | 0000 |
| 1070 | IEC1 | 15:0 | RTCCIE | FSCMIE | I2C2MIE | I2C2SIE | I2C2BIE | U2TXIE SPI4TXIE I2C5MIE | U2RXIE SPI4RXIE I2C5SIE | U2EIE SPI4EIE I2C5BIE | U3TXIE SPI2TXIE I2C4MIE | U3RXIE SPI2RXIE I2C4SIE | U3EIE SPI2EIE I2C4BIE | CMP2IE | CMP1IE | PMPIE | AD1IE | CNIE | 0000 |
| 4000 | 15.00 | 31:16 | — | _ | _ | _ | — | — | — | _ | _ | _ | _ | _ | | _ | _ | — | 0000 |
| 1080 | IEC2 | 15:0 | — | _ | _ | — | U5TXIE | U5RXIE | U5EIE | U6TXIE | U6RXIE | U6EIE | U4TXIE | U4RXIE | U4EIE | PMPEIE | IC5EIE | IC4EIE | 0000 |
| 1090 | IPC0 | 31:16 | — | — | — | | INT0IP<2:0> | • | INTOIS | S<1:0> | — | — | — | CS1IP<2:0> | | CS1IS | S<1:0> | 0000 | |
| | | 15:0 | | _ | _ | | CS0IP<2:0> | | CSOIS | S<1:0> | _ | | | CTIP<2:0> CTIS<1 | | <1:0> | 0000 | | |
| 10A0 | IPC1 | 31:16 15:0 | | | | | IC1IP<2:0> | • | INTTI: IC1IS | 5<1:0> i<1:0> | | | | OC1IP<2:0> OC1IS<1 T1IP<2:0> T1IS<1: | | <1:0> <1:0> | 0000 | | |
| | 10.00 | 31:16 | _ | _ | _ | | INT2IP<2:0> | • | INT2IS | S<1:0> | _ | _ | _ | - OC2IP<2:0> OC2IS<1:0> | | 6<1:0> | 0000 | | |
| 1080 | IPC2 | 15:0 | — | _ | _ | | IC2IP<2:0> | | IC2IS | <1:0> | _ | _ | _ | - T2IP<2:0> T2IS<1:0> | | <1:0> | 0000 | | |
| 1000 | IPC3 | 31:16 | — | — | — | | INT3IP<2:0> | • | INT3IS | S<1:0> | — | - | — | - OC3IP<2:0> OC3IS<1:0> | | S<1:0> | 0000 | | |
| 1000 | 15.03 | 15:0 | _ | _ | _ | | IC3IP<2:0> | | IC3IS | <1:0> | — | — | — | | T3IP<2:0> | | T3IS | <1:0> | 0000 |
| Legend | d• v = | unknow | snown value on Reset: — = unimplemented, read as '0'. Reset values are shown in hexadecimal. | | | | | | | | | | | | | | | | |

TABLE 7-6: INTERRUPT REGISTER MAP FOR PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256L, PIC32MX675F512L AND

0'. Reset values are shown in hexadecimal

Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Note 1: Registers" for more information.

These bits are not available on PIC32MX664 devices. 2:

This register does note have associated CLR, SET, and INV registers. 3:

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|
| 24.24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | |
| 31:24 | — | — | — | — | — | | — | — | |
| 22.16 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | |
| 23.10 | — | — | — | — | — | — | — | SS0 | |
| 45.0 | U-0 | U-0 | U-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | |
| 15:8 | — | — | — | MVEC | — | | TPC<2:0> | | |
| 7.0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
| 7:0 | _ | _ | _ | INT4EP | INT3EP | INT2EP | INT1EP | INT0EP | |

REGISTER 7-1: INTCON: INTERRUPT CONTROL REGISTER

Legend:

| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' | | | | |
|-------------------|------------------|------------------------------------|--------------------|--|--|--|
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | | | |

bit 31-17 Unimplemented: Read as '0'

- bit 16 **SS0:** Single Vector Shadow Register Set bit
 - 1 = Single vector is presented with a shadow register set
 - 0 = Single vector is not presented with a shadow register set
- bit 15-13 Unimplemented: Read as '0'
- bit 12 MVEC: Multiple Vector Configuration bit
 - 1 = Interrupt controller configured for Multi-vector mode
 - 0 = Interrupt controller configured for Single-vector mode
- bit 11 Unimplemented: Read as '0'
- bit 10-8 TPC<2:0>: Interrupt Proximity Timer Control bits
 - 111 = Interrupts of group priority 7 or lower start the Interrupt Proximity timer 110 = Interrupts of group priority 6 or lower start the Interrupt Proximity timer 101 = Interrupts of group priority 5 or lower start the Interrupt Proximity timer 100 = Interrupts of group priority 4 or lower start the Interrupt Proximity timer 011 = Interrupts of group priority 3 or lower start the Interrupt Proximity timer
 - 010 = Interrupts of group priority 2 or lower start the Interrupt Proximity timer
 - 001 = Interrupts of group priority 1 start the Interrupt Proximity timer
 - 000 = Disables Interrupt Proximity timer
- bit 7-5 Unimplemented: Read as '0'
- bit 4 INT4EP: External Interrupt 4 Edge Polarity Control bit
 - 1 = Rising edge
 - 0 = Falling edge
- bit 3 INT3EP: External Interrupt 3 Edge Polarity Control bit
 - 1 = Rising edge
 - 0 = Falling edge
- bit 2 INT2EP: External Interrupt 2 Edge Polarity Control bit
 - 1 = Rising edge
 - 0 = Falling edge
- bit 1 **INT1EP:** External Interrupt 1 Edge Polarity Control bit
 - 1 = Rising edge
 - 0 = Falling edge
- bit 0 INTOEP: External Interrupt 0 Edge Polarity Control bit
 - 1 = Rising edge
 - 0 = Falling edge

REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)

- bit 2 UFRCEN: USB FRC Clock Enable bit
 - 1 = Enable FRC as the clock source for the USB clock source
 - 0 = Use the Primary Oscillator or USB PLL as the USB clock source
- bit 1 **SOSCEN:** Secondary Oscillator (Sosc) Enable bit
 - 1 = Enable Secondary Oscillator
 - 0 = Disable Secondary Oscillator

bit 0 **OSWEN:** Oscillator Switch Enable bit

- 1 = Initiate an oscillator switch to selection specified by NOSC<2:0> bits
- 0 = Oscillator switch is complete

Note: Writes to this register require an unlock sequence. Refer to Section 6. "Oscillator" (DS60001112) in the "PIC32 Family Reference Manual" for details.

x = Bit is unknown

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | | | | | |
|--------------|-------------------|-------------------------------------------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|--|--|--|--|
| 21.24 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | | | | | | |
| 31.24 | | | | CHEHIT< | :31:24> | | | | | | | | | |
| 00.40 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | | | | | | |
| 23.10 | | CHEHIT<23:16> | | | | | | | | | | | | |
| 15.0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | | | | | | |
| 10.0 | CHEHIT<15:8> | | | | | | | | | | | | | |
| 7.0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | | | | | | |
| 7.0 | | | | CHEHIT | <7:0> | | | | | | | | | |
| | | | | | | | | | | | | | | |
| Legend | : | | | | | | | | | | | | | |
| R = Rea | dable bit | W = Writable bit $U = Unimplemented bit, read as '0'$ | | | | | | | | | | | | |

REGISTER 9-10: CHEHIT: CACHE HIT STATISTICS REGISTER

bit 31-0 CHEHIT<31:0>: Cache Hit Count bits

- - - - -

-n = Value at POR

Incremented each time the processor issues an instruction fetch or load that hits the prefetch cache from a cacheable region. Non-cacheable accesses do not modify this value.

'0' = Bit is cleared

| REGISTER 9-11: | CHEMIS: CA | CHE MISS | STATISTICS | S REGISTE | ĸ |
|----------------|------------|----------|------------|-----------|---|
| | | | | | _ |

'1' = Bit is set

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | | | | |
|--------------|-------------------|-------------------|--------------------------------------------------------------|-------------------|------------------------------------|-------------------|------------------|------------------|--|--|--|--|--|
| 24.24 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | | | | | |
| 31.24 | | | | CHEMIS< | <31:24> | | | | | | | | |
| 22:46 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | | | | | |
| 23.10 | CHEMIS<23:16> | | | | | | | | | | | | |
| 45.0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | | | | | |
| 15:8 | CHEMIS<15:8> | | | | | | | | | | | | |
| 7.0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | | | | | |
| 7:0 | | | | CHEMIS | 6<7:0> | | | | | | | | |
| | | | | | | | | | | | | | |
| Legend: | : | | | | | | | | | | | | |
| R = Rea | dable bit | | W = Writable | e bit | U = Unimplemented bit, read as '0' | | | | | | | | |
| -n = Valu | le at POR | | (1) = Bit is set $(0) = Bit is cleared$ $x = Bit is unknown$ | | | | | known | | | | | |

bit 31-0 CHEMIS<31:0>: Cache Miss Count bits

Incremented each time the processor issues an instruction fetch from a cacheable region that misses the prefetch cache. Non-cacheable accesses do not modify this value.

TABLE 10-3: DMA CHANNELS 0-7 REGISTER MAP (CONTINUED)

| ess | | | | | | | | | | Bi | its | | | | | | | | |
|--------------------------|---------------------------------|-----------|--------------|------------------|-------|-------|-------|-------|------|--------|---------|------|------|-------|---------|------|------|------|------------|
| Virtual Addr (BF88_#) | Register Name ⁽¹⁾ | Bit Range | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 | All Resets |
| 35E0 | | 31:16 | - | - | — | — | — | — | - | — | - | — | — | — | — | — | - | — | 0000 |
| 001.0 | DOINOOIZ | 15:0 | | CHSSIZ<15:0> 000 | | | | | | | | | | | | 0000 | | | |
| 2000 | | 31:16 | — | — | _ | _ | _ | - 1 | — | _ | _ | _ | _ | _ | - | _ | _ | _ | 0000 |
| 3600 | DCH/DSIZ | 15:0 | | | | | | | | CHDSIZ | Z<15:0> | | | | | | | | 0000 |
| 2040 | | 31:16 | _ | _ | - | - | - | - | _ | - | _ | - | - | _ | - | - | _ | _ | 0000 |
| 3610 | DCH/SPIR | 15:0 | CHSPTR<15:0> | | | | | | | | | | | | | 0000 | | | |
| 2620 | | 31:16 | _ | _ | _ | - | - | - | _ | _ | _ | — | - | _ | — | _ | _ | _ | 0000 |
| 3020 | DCHIDPIK | 15:0 | | | | | | | | CHDPT | R<15:0> | | | | | | | | 0000 |
| 2020 | | 31:16 | _ | _ | — | _ | - | — | _ | - | _ | — | _ | _ | — | _ | — | _ | 0000 |
| 3630 | DCH/CSIZ | 15:0 | | | | | | | | CHCSIZ | Z<15:0> | | | | | | | | 0000 |
| 2040 | | 31:16 | _ | _ | - | - | - | - | _ | - | _ | - | - | _ | - | - | _ | _ | 0000 |
| 3640 | DCH/CPIR | 15:0 | | | | | | | | CHCPT | R<15:0> | | | | | | | | 0000 |
| 2650 | | 31:16 | _ | — | — | — | _ | _ | — | — | — | — | _ | — | — | _ | — | _ | 0000 |
| 3650 | | 15:0 | | _ | _ | _ | _ | _ | _ | — | | | | CHPD/ | AT<7:0> | | | | 0000 |

PIC32MX5XX/6XX/7XX

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

2: DMA channels 4-7 are not available on PIC32MX534/564/664/764 devices.

PIC32MX5XX/6XX/7XX

NOTES:

| REGISTE | ER 18-1: SPIXCON: SPI CONTROL REGISTER (CONTINUED) |
|------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| bit 15 | ON: SPI Peripheral On bit ⁽¹⁾ |
| | 1 = SPI Peripheral is enabled |
| | 0 = SPI Peripheral is disabled |
| bit 14 | Unimplemented: Read as '0' |
| bit 13 | SIDL: Stop in Idle Mode bit |
| | 1 = Discontinue operation when CPU enters in Idle mode |
| | 0 = Continue operation in Idle mode |
| bit 12 | DISSDO: Disable SDOx pin bit |
| | 1 = SDOx pin is not used by the module (pin is controlled by associated PORT register) |
| | 0 = SDOx pin is controlled by the module |
| bit 11-10 | MODE<32,16>: 32/16-Bit Communication Select bits |
| | MODE32 MODE16 Communication |
| | 1 x 32-bit |
| | 0 1 16-bit |
| | |
| bit 9 | SMP: SPI Data Input Sample Phase bit |
| | $\frac{\text{Master (MODe (MSTEN = 1))}}{1 - \text{Input data sampled at end of data output time.}}$ |
| | I = Input data sampled at end of data output time |
| | |
| | Slave mode (MSTEN = 0): |
| | SMP value is ignored when SPI is used in Slave mode. The module always uses SMP = 0. |
| bit 8 | CKE: SPI Clock Edge Select bit ⁽³⁾ |
| | 1 = Serial output data changes on transition from active clock state to Idle clock state (see CKP bit) |
| | 0 = Serial output data changes on transition from Idle clock state to active clock state (see CKP bit) |
| bit 7 | SSEN: Slave Select Enable (Slave mode) bit |
| | $1 = \frac{SSx}{22}$ pin used for Slave mode |
| | 0 = SSX pin not used for Slave mode (pin is controlled by port function) |
| bit 6 | CKP: Clock Polarity Select bit |
| | 1 = Idle state for clock is a high level; active state is a low level |
| | |
| bit 5 | MSIEN: Master Mode Enable bit |
| | |
| L:L 4 | |
| bit 4 | |
| bit 3-2 | STXISEL<1:0>: SPI Transmit Buffer Empty Interrupt Mode bits |
| | 11 = Interrupt is generated when the buffer is not full (has one or more empty elements) |
| | 10 = Interrupt is generated when the buffer is empty by one-half or more |
| | 01 = Interrupt is generated when the last transfer is shifted out of SDISP and transmit operations are |
| | |
| hit 1-0 | SPXISEI <1:0.: SPI Receive Buffer Full Interrupt Mode hits |
| | 11 - Interrupt is generated when the buffer is full |
| | 10 = Interrupt is generated when the buffer is full by one-half or more |
| | 01 = Interrupt is generated when the buffer is not empty |
| | 00 = Interrupt is generated when the last word in the receive buffer is read (i.e., buffer is empty) |
| Nate 4 | |
| NOTE 1: | when using the 111 PBULK divisor, the user's software should not read or write the peripheral's SFRs in the SYSCI K evelo immediately following the instruction that clears the medule's ON bit |
| 0 - | The bit can only be written when the ON bit $= 0$. |
| 2: | This bit is not used in the Fremod CDI mode. The user should are store this hit to (a) for the Fremod CDI |
| 3: | mode (FRMEN = 1). |

PIC32MX5XX/6XX/7XX

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | | | |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|--|--|
| 04.04 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | | | |
| 31:24 | — | — | — | — | — | — | — | — | | | | |
| 00.40 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | | | |
| 23:16 | — | — | — | — | — | — | — | — | | | | |
| 45.0 | U-0 | R/W-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | | | | |
| 15:8 | — | PTEN14 | — | — | — | PTEN<10:8> | | | | | | |
| 7:0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | | |
| | | PTEN<7:0> | | | | | | | | | | |

REGISTER 21-4: PMAEN: PARALLEL PORT PIN ENABLE REGISTER

Legend:

| 0 | | | |
|-------------------|------------------|---------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, re | ead as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

- bit 31-15 Unimplemented: Read as '0'
- bit 15-14 **PTEN14:** PMCS1 Strobe Enable bits
 - 1 = PMA14 functions as either PMA14 or PMCS1⁽¹⁾
 - 0 = PMA14 functions as port I/O
- bit 13-11 Unimplemented: Read as '0'
- bit 10-2 PTEN<10:2>: PMP Address Port Enable bits
 - 1 = PMA<10:2> function as PMP address lines
 - 0 = PMA<10:2> function as port I/O
- bit 1-0 **PTEN<1:0>:** PMALH/PMALL Strobe Enable bits
 - 1 = PMA1 and PMA0 function as either PMA<1:0> or PMALH and PMALL⁽²⁾
 - 0 = PMA1 and PMA0 pads function as port I/O
- **Note 1:** The use of this pin as PMA14 or CS1 is selected by the CSF<1:0> bits in the PMCON register.
 - 2: The use of these pins as PMA1/PMA0 or PMALH/PMALL depends on the Address/Data Multiplex mode selected by bits ADRMUX<1:0> in the PMCON register.

REGISTER 24-2: CICFG: CAN BAUD RATE CONFIGURATION REGISTER (CONTINUED)

```
bit 10-8 PRSEG<2:0>: Propagation Time Segment bits<sup>(4)</sup>
           111 = \text{Length is 8 x Tq}
           000 = \text{Length is 1 x Tq}
           SJW<1:0>: Synchronization Jump Width bits<sup>(3)</sup>
bit 7-6
           11 = \text{Length is } 4 \times \text{Tq}
           10 = Length is 3 x TQ
           01 = Length is 2 x TQ
           00 = \text{Length is } 1 \times TQ
           BRP<5:0>: Baud Rate Prescaler bits
bit 5-0
           111111 = TQ = (2 x 64)/FSYS
           111110 = TQ = (2 x 63)/FSYS
           000001 = TQ = (2 \times 2)/FSYS
           000000 = TQ = (2 \times 1)/FSYS
Note 1: SEG2PH \leq SEG1PH. If SEG2PHTS is clear, SEG2PH will be set automatically.
      2: 3 Time bit sampling is not allowed for BRP < 2.
```

- $\textbf{3:} \quad SJW \leq SEG2PH.$
- **4:** The Time Quanta per bit must be greater than 7 (that is, TQBIT > 7).

Note: This register can only be modified when the CAN module is in Configuration mode (OPMOD<2:0> (CiCON<23:21>) = 100).

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | | |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|--|
| 31:24 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
| | SID<10:3> | | | | | | | | | | |
| 22.16 | R/W-0 R/W-0 | | R/W-0 | U-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | | | |
| 23.10 | | SID<2:0> | | — | MIDE | — EID<17:16> | | | | | |
| 15.0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
| 15:8 | EID<15:8> | | | | | | | | | | |
| 7:0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
| | EID<7:0> | | | | | | | | | | |

REGISTER 24-9: CIRXMn: CAN ACCEPTANCE FILTER MASK 'n' REGISTER (n = 0, 1, 2 OR 3)

Legend:

| R = Readable bit | W = Writable bit | U = Unimplemented bit, re | ad as '0' |
|-------------------|------------------|---------------------------|--------------------|
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 31-21 SID<10:0>: Standard Identifier bits

- 1 = Include the SIDx bit in filter comparison
- 0 = The SIDx bit is a 'don't care' in filter operation
- bit 20 Unimplemented: Read as '0'
- bit 19 MIDE: Identifier Receive Mode bit
 - 1 = Match only message types (standard/extended address) that correspond to the EXID bit in filter
 - 0 = Match either standard or extended address message if filters match (that is, if (Filter SID) = (Message SID) or if (FILTER SID/EID) = (Message SID/EID))

bit 18 Unimplemented: Read as '0'

bit 17-0 EID<17:0>: Extended Identifier bits

- 1 = Include the EIDx bit in filter comparison
- 0 = The EIDx bit is a 'don't care' in filter operation

Note: This register can only be modified when the CAN module is in Configuration mode (OPMOD<2:0> (CiCON<23:21>) = 100).

REGISTER 25-11: ETHRXFC: ETHERNET CONTROLLER RECEIVE FILTER CONFIGURATION REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 31:24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| | — | — | _ | _ | _ | | — | |
| 22.16 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 23.10 | — | — | | _ | _ | | — | |
| 15:8 | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | HTEN | MPEN | _ | NOTPM | | PMMODE | <3:0> | |
| 7:0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | CRCERREN | CRCOKEN | RUNTERREN | RUNTEN | UCEN | NOTMEEN | MCEN | BCEN |

Legend:

| R = Readable bit | W = Writable bit | U = Unimplemented bit, re | ad as '0' |
|-------------------|------------------|---------------------------|--------------------|
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 31-16 Unimplemented: Read as '0'

- bit 15 **HTEN:** Enable Hash Table Filtering bit
 - 1 = Enable Hash Table Filtering
 - 0 = Disable Hash Table Filtering
- bit 14 **MPEN:** Magic Packet[™] Enable bit 1 = Enable Magic Packet Filtering 0 = Disable Magic Packet Filtering
- bit 13 Unimplemented: Read as '0'
- bit 12 **NOTPM:** Pattern Match Inversion bit
 - 1 = The Pattern Match Checksum must not match for a successful Pattern Match to occur
 - 0 = The Pattern Match Checksum must match for a successful Pattern Match to occur

This bit determines whether Pattern Match Checksum must match in order for a successful Pattern Match to occur.

- bit 11-8 PMMODE<3:0>: Pattern Match Mode bits
 - 1001 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Packet = Magic Packet)^(1,3)
 - 1000 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Hash Table Filter match)^(1,2)
 - 0111 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Destination Address = Broadcast Address)⁽¹⁾
 - 0110 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Destination Address = Broadcast Address)⁽¹⁾
 - 0101 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Destination Address = Unicast Address)⁽¹⁾
 - 0100 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Destination Address = Unicast Address)⁽¹⁾
 - 0011 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Destination Address = Station Address)⁽¹⁾
 - 0010 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Destination Address = Station Address)⁽¹⁾
 - 0001 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches)⁽¹⁾
 - 0000 = Pattern Match is disabled; pattern match is always unsuccessful

Note 1: XOR = True when either one or the other conditions are true, but not both.

- 2: This Hash Table Filter match is active regardless of the value of the HTEN bit.
- 3: This Magic Packet Filter match is active regardless of the value of the MPEN bit.

Note 1: This register is only used for RX operations.

2: The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0.

27.1 Control Register

TABLE 27-1: COMPARATOR VOLTAGE REFERENCE REGISTER MAP

| ess | | | Bits | | | | | | | | | | | | | | | | |
|--------------------------|----------------------------------------------------------|-----------|-------|-------|-------|-------|-------|------------------------|-------|----------------------|------|-------|------|-------|------|------|------|------|-----------|
| Virtual Addr (BF80_#) | Register Register Name ⁽¹⁾ Bit Range | Bit Range | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 | All Reset |
| | | 04.40 | | | | | | | | | | | | | | | | | |
| 0000 | | 31:16 | _ | — | | _ | _ | | | _ | _ | _ | | | _ | | _ | _ | 0000 |
| 9800 | CVRCON | 15:0 | ON | _ | - | _ | | VREFSEL ⁽²⁾ | BGSEL | <1:0> ⁽²⁾ | _ | CVROE | CVRR | CVRSS | | CVR< | 3:0> | | 0100 |

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

2: These bits are not available on PIC32MX575/675/695/775/795 devices. On these devices, reset value for CVRCON is '0000'.

28.0 POWER-SAVING FEATURES

Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 10. "Power-Saving Features" (DS60001130) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

This section describes power-saving features for the PIC32MX5XX/6XX/7XX family of devices. These devices offer a total of nine methods and modes, organized into two categories, that allow the user to balance power consumption with device performance. In all of the methods and modes described in this section, power-saving is controlled by software.

28.1 Power-Saving with CPU Running

When the CPU is running, power consumption can be controlled by reducing the CPU clock frequency, lowering the Peripheral Bus Clock (PBCLK) and by individually disabling modules. These methods are grouped into the following categories:

- FRC Run mode: the CPU is clocked from the FRC clock source with or without postscalers.
- LPRC Run mode: the CPU is clocked from the LPRC clock source.
- Sosc Run mode: the CPU is clocked from the Sosc clock source.

In addition, the Peripheral Bus Scaling mode is available where peripherals are clocked at the programmable fraction of the CPU clock (SYSCLK).

28.2 CPU Halted Methods

The device supports two power-saving modes, Sleep and Idle, both of which Halt the clock to the CPU. These modes operate with all clock sources, as listed below:

- **Posc Idle mode:** the system clock is derived from the Posc. The system clock source continues to operate. Peripherals continue to operate, but can optionally be individually disabled.
- FRC Idle mode: the system clock is derived from the FRC with or without postscalers. Peripherals continue to operate, but can optionally be individually disabled.

- **Sosc Idle mode:** the system clock is derived from the Sosc. Peripherals continue to operate, but can optionally be individually disabled.
- LPRC Idle mode: the system clock is derived from the LPRC. Peripherals continue to operate, but can optionally be individually disabled. This is the lowest power mode for the device with a clock running.
- Sleep mode: the CPU, the system clock source and any peripherals that operate from the system clock source are Halted. Some peripherals can operate in Sleep using specific clock sources. This is the lowest power mode for the device.

28.3 Power-Saving Operation

Peripherals and the CPU can be halted or disabled to further reduce power consumption.

28.3.1 SLEEP MODE

Sleep mode has the lowest power consumption of the device power-saving operating modes. The CPU and most peripherals are halted. Select peripherals can continue to operate in Sleep mode and can be used to wake the device from Sleep. See the individual peripheral module sections for descriptions of behavior in Sleep.

Sleep mode includes the following characteristics:

- The CPU is halted
- The system clock source is typically shutdown. See Section 28.3.3 "Peripheral Bus Scaling Method" for specific information.
- There can be a wake-up delay based on the oscillator selection
- The Fail-Safe Clock Monitor (FSCM) does not operate during Sleep mode
- The BOR circuit, if enabled, remains operative during Sleep mode
- The WDT, if enabled, is not automatically cleared prior to entering Sleep mode
- Some peripherals can continue to operate at limited functionality in Sleep mode. These peripherals include I/O pins that detect a change in the input signal, WDT, ADC, UART and peripherals that use an external clock input or the internal LPRC oscillator (e.g., RTCC, Timer1 and Input Capture).
- I/O pins continue to sink or source current in the same manner as they do when the device is not in Sleep
- Modules can be individually disabled by software prior to entering Sleep in order to further reduce consumption

29.0 SPECIAL FEATURES

Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 33. "Programming and Diagnostics" (DS60001129) in the "PIC32 Family Reference Manual", which are available from the Microchip web site (www.microchip.com/PIC32).

The PIC32MX5XX/6XX/7XX family of devices include several features intended to maximize application flexibility and reliability and minimize cost through elimination of external components. Key features include:

- Flexible device configuration
- Watchdog Timer (WDT)
- Joint Test Action Group (JTAG) interface
- In-Circuit Serial Programming[™] (ICSP[™])

29.1 Configuration Bits

The Configuration bits can be programmed using the following registers to select various device configurations.

- DEVCFG0: Device Configuration Word 0
- DEVCFG1: Device Configuration Word 1
- DEVCFG2: Device Configuration Word 2
- DEVCFG3: Device Configuration Word 3
- DEVID: Device and Revision ID Register

31.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

31.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

31.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

31.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a fullspeed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming[™] (ICSP[™]).

31.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

TABLE 32-13: COMPARATOR SPECIFICATIONS

| DC CHA | RACTERI | STICS | $\begin{tabular}{lllllllllllllllllllllllllllllllllll$ | | | | | | |
|---------------|---------|---------------------------------------|-------------------------------------------------------|---------|------|-------|----------------------------------------------------------------------------------------|--|--|
| Param. No. | Symbol | Characteristics | Min. | Typical | Max. | Units | Comments | | |
| D300 | VIOFF | Input Offset Voltage | _ | ±7.5 | ±25 | mV | Avdd = Vdd, Avss = Vss | | |
| D301 | VICM | Input Common Mode Voltage | 0 | — | Vdd | V | Avdd = Vdd, Avss = Vss (Note 2) | | |
| D302 | CMRR | Common Mode Rejection Ratio | 55 | — | _ | dB | Max VICM = (VDD - 1)V (Note 2) | | |
| D303 | TRESP | Response Time | - | 150 | 400 | ns | AVDD = VDD, AVss = Vss (Notes 1, 2) | | |
| D304 | ON2ov | Comparator Enabled to Output Valid | — | — | 10 | μs | Comparator module is configured before setting the comparator ON bit (Note 2) | | |
| D305 | IVREF | Internal Voltage Reference | 0.57 | 0.6 | 0.63 | V | For devices without BGSEL<1:0> | | |
| | | | 1.14 | 1.2 | 1.26 | V | BGSEL<1:0> = 00 | | |
| | | | 0.57 | 0.6 | 0.63 | V | BGSEL<1:0> = 01 | | |

Note 1: Response time measured with one comparator input at (VDD – 1.5)/2, while the other input transitions from Vss to VDD.

2: These parameters are characterized but not tested.

3: The Comparator module is functional at VBORMIN < VDD < VDDMIN, but with degraded performance. Unless otherwise stated, module functionality is tested, but not characterized.

124-Terminal Very Thin Leadless Array Package (TL) – 9x9x0.9 mm Body [VTLA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-193A Sheet 1 of 2

Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon

Hong Kong Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

Fax: 852-2401-3431

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

ASIA/PACIFIC

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7828

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820