

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details


E·XFl

Details	
Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, Ethernet, I <sup>2</sup> C, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	121-TFBGA
Supplier Device Package	121-TFBGA (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx775f256l-80i-bg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### FIGURE 4-6: MEMORY MAP ON RESET FOR PIC32MX695F512H, PIC32MX695F512L, PIC32MX795F512H AND PIC32MX795F512L DEVICES



2: The size of this memory region is programmable (see Section 3. "Memory Organization" (DS60001115)) and can be changed by initialization code provided by end user development tools (refer to the specific development tool documentation for information).

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	_	—	—	—
	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
23:16	_	_	—	BMX ERRIXI	BMX ERRICD	BMX ERRDMA	BMX ERRDS	BMX ERRIS
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	—	—	—	_	—	—	—
	U-0	R/W-1	U-0	U-0	U-0	R/W-0	R/W-0	R/W-1
7:0	_	BMX WSDRM	—	—	_	E	3MXARB<2:0	>

#### REGISTER 4-1: BMXCON: BUS MATRIX CONFIGURATION REGISTER

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared

### bit 31-21 **Unimplemented:** Read as '0'

bit 20	BMXERRIXI: Enable Bus Error from IXI bit
	<ul> <li>1 = Enable bus error exceptions for unmapped address accesses initiated from IXI shared bus</li> <li>0 = Disable bus error exceptions for unmapped address accesses initiated from IXI shared bus</li> </ul>
bit 19	BMXERRICD: Enable Bus Error from ICD Debug Unit bit
	<ul> <li>1 = Enable bus error exceptions for unmapped address accesses initiated from ICD</li> <li>0 = Disable bus error exceptions for unmapped address accesses initiated from ICD</li> </ul>
bit 18	BMXERRDMA: Bus Error from DMA bit
	<ul> <li>1 = Enable bus error exceptions for unmapped address accesses initiated from DMA</li> <li>0 = Disable bus error exceptions for unmapped address accesses initiated from DMA</li> </ul>
bit 17	BMXERRDS: Bus Error from CPU Data Access bit (disabled in Debug mode)
	<ul> <li>1 = Enable bus error exceptions for unmapped address accesses initiated from CPU data access</li> <li>0 = Disable bus error exceptions for unmapped address accesses initiated from CPU data access</li> </ul>
bit 16	BMXERRIS: Bus Error from CPU Instruction Access bit (disabled in Debug mode)
	<ul> <li>1 = Enable bus error exceptions for unmapped address accesses initiated from CPU instruction access</li> <li>0 = Disable bus error exceptions for unmapped address accesses initiated from CPU instruction access</li> </ul>
bit 15-7	Unimplemented: Read as '0'
bit 6	BMXWSDRM: CPU Instruction or Data Access from Data RAM Wait State bit
	<ul> <li>1 = Data RAM accesses from CPU have one wait state for address setup</li> <li>0 = Data RAM accesses from CPU have zero wait states for address setup</li> </ul>
bit 5-3	Unimplemented: Read as '0'
bit 2-0	BMXARB<2:0>: Bus Matrix Arbitration Mode bits
	111 = Reserved (using these Configuration modes will produce undefined behavior)
	•
	011 = Reserved (using these Configuration modes will produce undefined behavior)
	010 = Arbitration Mode 2 001 = Arbitration Mode 1 (default)
	000 = Arbitration Mode 0

#### 11.1 **Control Registers**

#### TABLE 11-1: USB REGISTER MAP

Signature         Signature           5040         U10TGIR <sup>(2)</sup> 5050         U10TGIR <sup>(2)</sup> 5060         U10TGSTAT           5070         U10TGCO           5080         U11PWRC           5200         U11R <sup>(2)</sup> 5210         U11EIR <sup>(2)</sup> 5220         U1EIR <sup>(2)</sup> 5220         U1EIR <sup>(2)</sup>	2) 31: 15: 15: 15: 15: 15: 15: 15: 1	i:16       5:0       1:16       5:0       1:16       5:0       1:16       5:0       1:16	31/15 	30/14 	29/13 	28/12	27/11	26/10	25/9	24/8	Bits 23/7	22/6	04/5					r	Resets
5040         U10TGIR <sup>(2)</sup> 5050         U10TGIE           5060         U10TGSTAT           5070         U10TGCO           5080         U1PWRC           5200         U1IR <sup>(2)</sup> 5210         U1IE           5220         U1EIR <sup>(2)</sup>	2) 31: 15: 15: 15: 15: 15: 15: 15: 1	1:16 5:0 1:16 5:0 1:16 5:0 1:16		-		-			25/9	24/8	23/7	22/6	04/5			ļ			eset
5050         U10TGIE           5060         U10TGSTAT           5070         U10TGCO           5080         U1PWRC           5200         U1IR <sup>(2)</sup> 5210         U1IE           5220         U1EIR <sup>(2)</sup>	2) 15 31: 15 (3) 31: (3) 31: 15 15 31: Ν 31: 31	5:0 1:16 5:0 1:16 5:0 1:16	— — — —	-	_		_					22/0	21/5	20/4	19/3	18/2	17/1	16/0	All Re
5050         U10TGIE           5060         U10TGSTAT           5070         U10TGCO           5080         U1PWRC           5200         U1IR <sup>(2)</sup> 5210         U1IE           5220         U1EIR <sup>(2)</sup>	15 31: 15 (3) 31: 15 31: Ν 31: 31:	1:16 5:0 1:16 5:0 1:16	- - -					—	-	_	_	—	—	—	_	—	—	—	0000
5060         U1OTGSTAT           5070         U1OTGCO           5080         U1PWRC           5200         U1IR <sup>(2)</sup> 5210         U1IE           5220         U1EIR <sup>(2)</sup>	15 (3) 31: 15: Ν 31: 15: 31: 31: 31: 31: 31: 31: 31: 31	5:0 1:16 5:0 1:16	-	—			_			—	IDIF	T1MSECIF	LSTATEIF	ACTVIF	SESVDIF	SESENDIF	_	VBUSVDIF	0000
5060         U1OTGSTAT           5070         U1OTGCO           5080         U1PWRC           5200         U1IR <sup>(2)</sup> 5210         U1IE           5220         U1EIR <sup>(2)</sup>	15: T <sup>(3)</sup> 31: 15: N 31: 15: 31: 31:	1:16 5:0 1:16	-	-	—		_			—	_	—	_	-	_	—	_	_	0000
5070         U1OTGCO           5080         U1PWRC           5200         U1IR <sup>(2)</sup> 5210         U1IE           5220         U1EIR <sup>(2)</sup>	N 15: 31: 31: 31:	5:0 1:16				_	_		_	_	IDIE	T1MSECIE	LSTATEIE	ACTVIE	SESVDIE	SESENDIE	_	VBUSVDIE	0000
5070         U1OTGCO           5080         U1PWRC           5200         U1IR <sup>(2)</sup> 5210         U1IE           5220         U1EIR <sup>(2)</sup>	N 31: 31: 31: 31:	1:16		-	_		_			—	_	—	_	-	—	—		—	0000
5080         U1PWRC           5200         U1IR <sup>(2)</sup> 5210         U1IE           5220         U1EIR <sup>(2)</sup>	N 15		_	-	_		_			—	ID	—	LSTATE	-	SESVD	SESEND		VBUSVD	0000
5080         U1PWRC           5200         U1IR <sup>(2)</sup> 5210         U1IE           5220         U1EIR <sup>(2)</sup>	31	E:0	_	_	_	_	—	_	_	-		_	—	—	—	—	—	—	0000
5200         U1IR <sup>(2)</sup> 5210         U1IE           5220         U1EIR <sup>(2)</sup>	31:	5.0	_	_	_	_	—	_			DPPULUP	DMPULUP	DPPULDWN	DMPULDWN	VBUSON	OTGEN	VBUSCHG	VBUSDIS	0000
5200         U1IR <sup>(2)</sup> 5210         U1IE           5220         U1EIR <sup>(2)</sup>		1:16	_	-	_		-			—	_	—	_	-	—	_		—	0000
5210 U1IE 5220 U1EIR <sup>(2)</sup>	15	5:0	_	_	_	_	—	_	_	-	UACTPND <sup>(4)</sup>	_	—	USLPGRD	USBBUSY	—	USUSPEND	USBPWR	0000
5210 U1IE 5220 U1EIR <sup>(2)</sup>	31:	1:16	_	_	_	_	—	_				_	—	—	—	—	—	—	0000
5220 U1EIR <sup>(2)</sup>	15	5:0	_	_	_		_			_	STALLIF	ATTACHIF	RESUMEIF	IDLEIF	TRNIF	SOFIF	UERRIF	URSTIF	0000
5220 U1EIR <sup>(2)</sup>	_										-							DETACHIF	0000
5220 U1EIR <sup>(2)</sup>	31:	1:16	_	_	—	—	—	—	—	_	—	—	—	—	—	—	—		0000
	15	5:0	_	_	_	_	_	_	_	_	STALLIE	ATTACHIE	RESUMEIE	IDLEIE	TRNIE	SOFIE	UERRIE	URSTIE	0000
																			0000
	31:	1:16	_	_	_	_	_	_	_	_	—		—	—	_		_	—	0000
5230 U1EIE	15	5:0	_	_	_	_	_	_	_	—	BTSEF	BMXEF	DMAEF	BTOEF	DFN8EF	CRC16EF	CRC5EF EOFEF	PIDEF	0000
5230 U1EIE	31.	1:16	_	_	_	_	_	_	_		_	_	_	_	_	_	_	_	0000
SZSG OTELE	51.	1.10															CRC5EE		0000
	15	5:0	—	—	—	—	—	—	—	—	BTSEE	BMXEE	DMAEE	BTOEE	DFN8EE	CRC16EE	EOFEE	PIDEE	0000
(2)	、 31:	1:16	_	_	_	_	_		_	_	_	_	_	_	_		_	_	0000
5240 U1STAT <sup>(3)</sup>	,	5:0	_	_	_	_	_	_	_	_		ENDPT	<3:0> <sup>(4)</sup>		DIR	PPBI	_	_	0000
	-	1:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5250 U1CON											10TATE(4)	0.5 0(4)	PKTDIS					USBEN	0000
		5:0	—	_	_	—	—	—	—		JSTATE <sup>(4)</sup>	SE0 <sup>(4)</sup>	TOKBUSY	USBRST	HOSTEN	RESUME	PPBRST	SOFEN	0000
5260 U1ADDR	15	1:16	_	_	_	_	_	_	_	_		—	_	_	—	—	_	—	0000
5200 UTADDR	31:	5:0	—	_	—	_	_	_	_	_	LSPDEN			DE	VADDR<6:0	1>			0000
5270 U1BDTP1	31:		—	_	—	_	_	_	_	_	_	_	—	_	_	—	_	—	0000
JZIU UIBDIPI	31: 15:	1:16		_	_	_	_	_		_			BD	TPTRL<7:1>					0000

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

All registers in this table (except as noted) have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC respectively. See Section 12.1.1 "CLR, SET and INV Registers" for Note 1: more information.

2:

This register does not have associated SET and INV registers. This register does not have associated CLR, SET and INV registers. 3:

4: Reset value for this bit is undefined.

#### 13.0 TIMER1

Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 14. "Timers"** (DS60001105) in the *"PIC32 Family Reference Manual"*, which is available from the Microchip web site (www.microchip.com/PIC32).

This family of PIC32 devices features one synchronous/ asynchronous 16-bit timer that can operate as a free-running interval timer for various timing applications and counting external events. This timer can also be used with the low-power Secondary Oscillator (Sosc) for Real-Time Clock (RTC) applications. The following modes are supported:


- Synchronous Internal Timer
- Synchronous Internal Gated Timer
- Synchronous External Timer
- Asynchronous External Timer

#### FIGURE 13-1: TIMER1 BLOCK DIAGRAM

#### 13.1 Additional Supported Features

- Selectable clock prescaler
- Timer operation during Idle and Sleep mode
- Fast bit manipulation using CLR, SET and INV registers
- Asynchronous mode can be used with the Sosc to function as a Real-Time Clock (RTC)

A simplified block diagram of the Timer1 module is illustrated in Figure 13-1.



#### 16.1 Control Registers

ess										Bi	ts								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
2000	IC1CON <sup>(1)</sup>	31:16		—	—	—	_	—	_	_	_	—	—	_	—	—	_	_	0000
2000	IC ICON.	15:0	ON	_	SIDL	_	_	_	FEDGE	C32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
2010	IC1BUF	31:16								IC1BUF	~31.0>								xxxx
2010		15:0								101201				-					xxxx
2200	IC2CON <sup>(1)</sup>	31:16		_	—	—	_	_	—	_	_	_	_	—	—		—	—	0000
2200	.0200.1	15:0	ON	—	SIDL	—	—	—	FEDGE	C32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
2210	IC2BUF	31:16								IC2BUF	<31:0>								xxxx
		15:0			-										-				xxxx
2400	IC3CON <sup>(1)</sup>	31:16	-	_	-	_	_	—	_	_	-	-	—	—	—		-		0000
		15:0	ON	—	SIDL	—	—	—	FEDGE	C32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
2410	IC3BUF	31:16								IC3BUF	<31:0>								XXXX
		15:0			1										1				XXXX
2600	IC4CON <sup>(1)</sup>	31:16	-		-	_			-	-	-	-		—		—	-	_	0000
		15:0	ON	_	SIDL	—	—	—	FEDGE	C32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
2610	IC4BUF	31:16 15:0								IC4BUF	<31:0>								XXXX
		31:16		_	_	_	_		_	_	_	_			_		_	_	xxxx 0000
2800	IC5CON <sup>(1)</sup>	15:0	ON	_		_			FEDGE	 C32	ICTMR	ICI<		ICOV	ICBNE		ICM<2:0>		
		31:16	UN		SIDL	—	_		FEDGE	632	ICTIVIR		1.0>	1000	ICDINE	l	10101<2.0>		0000
2810	IC5BUF	15:0								IC5BUF	<31:0>								XXXX
		15.0																	XXXX

#### TABLE 16-1: INPUT CAPTURE 1-INPUT CAPTURE 5 REGISTER MAP

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

REGIST	ER 18-1: SPIxCON: SPI CONTROL REGISTER (CONTINUED)
bit 15	<b>ON:</b> SPI Peripheral On bit <sup>(1)</sup>
	1 = SPI Peripheral is enabled
bit 11	0 = SPI Peripheral is disabled
bit 14	Unimplemented: Read as '0'
bit 13	SIDL: Stop in Idle Mode bit 1 = Discontinue operation when CPU enters in Idle mode
	0 = Continue operation in Idle mode
bit 12	<b>DISSDO:</b> Disable SDOx pin bit
	1 = SDOx pin is not used by the module (pin is controlled by associated PORT register)
	0 = SDOx pin is controlled by the module
bit 11-10	MODE<32,16>: 32/16-Bit Communication Select bits
	MODE32 MODE16 Communication
	1 x 32-bit 0 1 16-bit
	0 1 16-bit 0 0 8-bit
bit 9	SMP: SPI Data Input Sample Phase bit
	Master mode (MSTEN = 1):
	1 = Input data sampled at end of data output time
	0 = Input data sampled at middle of data output time
	Slave mode (MSTEN = 0):
	SMP value is ignored when SPI is used in Slave mode. The module always uses SMP = 0.
bit 8	CKE: SPI Clock Edge Select bit <sup>(3)</sup>
	1 = Serial output data changes on transition from active clock state to Idle clock state (see CKP bit)
h:+ 7	0 = Serial output data changes on transition from Idle clock state to active clock state (see CKP bit)
bit 7	SSEN: Slave Select Enable (Slave mode) bit 1 = SSx pin used for Slave mode
	0 = SSx pin not used for Slave mode (pin is controlled by port function)
bit 6	CKP: Clock Polarity Select bit
	1 = Idle state for clock is a high level; active state is a low level
	0 = Idle state for clock is a low level; active state is a high level
bit 5	MSTEN: Master Mode Enable bit
	1 = Master mode 0 = Slave mode
bit 4	Unimplemented: Read as '0'
bit 3-2	STXISEL<1:0>: SPI Transmit Buffer Empty Interrupt Mode bits
Dit 0-2	11 = Interrupt is generated when the buffer is not full (has one or more empty elements)
	10 = Interrupt is generated when the buffer is empty by one-half or more
	01 = Interrupt is generated when the buffer is completely empty
	00 = Interrupt is generated when the last transfer is shifted out of SPISR and transmit operations are
	complete
bit 1-0	SRXISEL<1:0>: SPI Receive Buffer Full Interrupt Mode bits 11 = Interrupt is generated when the buffer is full
	10 = Interrupt is generated when the buffer is full by one-half or more
	01 = Interrupt is generated when the buffer is not empty
	00 = Interrupt is generated when the last word in the receive buffer is read (i.e., buffer is empty)
	When using the 1.1 DROLK divisor the user's activisity should not used anywrite the mentation " OFR i
Note 1:	When using the 1:1 PBCLK divisor, the user's software should not read or write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
2:	This bit can only be written when the ON bit = $0$ .
3:	This bit is not used in the Framed SPI mode. The user should program this bit to '0' for the Framed SPI
0.	mode (FRMEN = 1).

#### 21.0 PARALLEL MASTER PORT (PMP)

Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 13. "Parallel Master Port (PMP)" (DS60001128) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).


The PMP is a parallel 8-bit/16-bit input/output module specifically designed to communicate with a wide variety of parallel devices, such as communications peripherals, LCDs, external memory devices and microcontrollers. Because the interface to parallel peripherals varies significantly, the PMP module is highly configurable. Figure 21-1 shows the PMP module pinout and its connections to external devices.

**FIGURE 21-1:** 

The following are key features of the PMP module:

- 8-bit and 16-bit interface
- Up to 16 programmable address lines
- Up to two Chip Select lines
- Programmable strobe options
  - Individual read and write strobes, or
  - Read/Write strobe with enable strobe
- · Address auto-increment/auto-decrement
- · Programmable address/data multiplexing
- Programmable polarity on control signals
- · Parallel Slave Port support
  - Legacy addressable
  - Address support
  - 4-byte deep auto-incrementing buffer
- · Programmable wait states
- · Operates during Sleep and Idle modes
- Fast bit manipulation using CLR, SET and INV registers

Note: On 64-pin devices, the PMD<15:8> data pins are not available.



PMP MODULE PINOUT AND CONNECTIONS TO EXTERNAL DEVICES

# TABLE 24-1: CAN1 REGISTER SUMMARY FOR PIC32MX534F064H, PIC32MX564F064H, PIC32MX564F128H, PIC32MX575F256H, PIC32MX575F512H, PIC32MX764F128H, PIC32MX775F256H, PIC32MX775F512H, PIC32MX795F512H, PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L, PIC32MX575F256L, PIC32MX575F512L, PIC32MX764F128L, PIC32MX775F256L, PIC32MX775F512L AND PIC32MX795F512L DEVICES (CONTINUED)

<i>(</i> 0				-							,								<b>T</b>
ess		-								Bits	5								
Virtual Address (BF88_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	1/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0									All Resets						
DOEO	C1FLTCON3	31:16	FLTEN15	MSEL1	5<1:0>			FSEL15<4:0	>		FLTEN14	MSEL1	4<1:0>		F	SEL14<4:0>	>		0000
DUFU	CIFLICONS	15:0	FLTEN13	MSEL1	3<1:0>		FSEL13<4:0>         FLTEN12         MSEL12<1:0>         FSEL12<4:0>									>		0000	
P100	C1FLTCON4	31:16	FLTEN19	MSEL1	9<1:0>		FSEL19<4:0> FLTEN18 MSEL18<1:0> FSEL18<4:0>									>		0000	
ыю	CIFEICON4	15:0	FLTEN17	MSEL1	7<1:0>		FSEL17<4:0>         FLTEN16         MSEL16<1:0>         FSEL16<4:0>											0000	
<b>B</b> 110	C1FLTCON5	31:16	FLTEN23	MSEL2	MSEL23<1:0> FSEL23<4:0> FLTEN22 MSEL22<1:0> FSEL22<4:0> 000										0000				
ыно	CIFLICONS	15:0	FLTEN21	MSEL2	SEL21<1:0> FSEL21<4:0> FLTEN20 MSEL20<1:0> FSEL20<4:0> (										0000				
P120	C1FLTCON6	31:16	FLTEN27	MSEL2	7<1:0>	FSEL27<4:0> FLTEN26 MSEL26<1:0> FSEL26<4:0>										0000			
D120	CIFLICON	15:0	FLTEN25	MSEL2	5<1:0>	FSEL25<4:0>         FLTEN24         MSEL24<1:0>         FSEL24<4:0>										0000			
B130	C1FLTCON7		FLTEN31	MSEL3	SEL31<1:0>         FSEL31<4:0>         FLTEN30         MSEL30<1:0>         FSEL30<4:0>										0000				
D130	CILECON	15:0	FLTEN29	MSEL2	9<1:0>	K1:0>         FSEL29<4:0>         FLTEN28         MSEL28<1:0>         FSEL28<4:0>										0000			
B140	0	31:16			SID<10:0> EXID EID<17:16>								7:16>	xxxx					
DING		15:0								EID<1	5:0>								xxxx
B340	C1FIFOBA	31:16 15:0								C1FIFOBA	<31:0>								0000
	C1FIFOCONn	31:16		_	_		_	_	_	_	_	_	_			-SIZE<4:0>			0000
B350	(n = 0-31)	15:0	_	FRESET	UINC	DONLY	_	_	_	_	TXEN	TXABAT	TXLARB	TXERR	TXREQ	RTREN	TXPRI	<1:0>	0000
Dooo	C1FIFOINTn	31:16	_	_		_	_	TXNFULLIE	TXHALFIE	TXEMPTYIE	_	_	_	_	RXOVFLIE	RXFULLIE	RXHALFIE	RXN EMPTYIE	0000
B360	(n = 0-31)	15:0	_	_		_	_	TXNFULLIF	TXHALFIF	TXEMPTYIF	_	-	-	_	RXOVFLIF	RXFULLIF	RXHALFIF	RXN EMPTYIF	0000
B370	C1FIFOUAn										0000								
2010		15:0	5:0									0000							
B380	C1FIFOCIn											0000							
		15:0	<u> C1FIFOCI&lt;4:0&gt;</u> 000									0000							

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
31.24	FLTEN11	MSEL1	1<1:0>	FSEL11<4:0>							
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
23.10	FLTEN10	MSEL1	0<1:0>		F	SEL10<4:0>					
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
10.0	FLTEN9	MSEL	9<1:0>	FSEL9<4:0>							
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7:0	FLTEN8	MSEL	8<1:0>		F	SEL8<4:0>					

#### REGISTER 24-12: CIFLTCON2: CAN FILTER CONTROL REGISTER 2

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31	FLTEN11: Filter 11 Enable bit
	1 = Filter is enabled 0 = Filter is disabled
bit 30-29	MSEL11<1:0>: Filter 11 Mask Select bits
	<ul> <li>11 = Acceptance Mask 3 selected</li> <li>10 = Acceptance Mask 2 selected</li> <li>01 = Acceptance Mask 1 selected</li> <li>00 = Acceptance Mask 0 selected</li> </ul>
bit 28-24	FSEL11<4:0>: FIFO Selection bits
	11111 = Message matching filter is stored in FIFO buffer 31 11110 = Message matching filter is stored in FIFO buffer 30
	00001 = Message matching filter is stored in FIFO buffer 1 00000 = Message matching filter is stored in FIFO buffer 0
bit 23	FLTEN10: Filter 10 Enable bit
	<ul><li>1 = Filter is enabled</li><li>0 = Filter is disabled</li></ul>
bit 22-21	MSEL10<1:0>: Filter 10 Mask Select bits
	<ul> <li>11 = Acceptance Mask 3 selected</li> <li>10 = Acceptance Mask 2 selected</li> <li>01 = Acceptance Mask 1 selected</li> <li>00 = Acceptance Mask 0 selected</li> </ul>
bit 20-16	FSEL10<4:0>: FIFO Selection bits
	11111 = Message matching filter is stored in FIFO buffer 31
	11110 = Message matching filter is stored in FIFO buffer 30
	•
	•
	00001 = Message matching filter is stored in FIFO buffer 1 00000 = Message matching filter is stored in FIFO buffer 0

Note: The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

#### REGISTER 24-17: CIFLTCON7: CAN FILTER CONTROL REGISTER 7 (CONTINUED)

bit 15	FLTEN29: Filter 29 Enable bit 1 = Filter is enabled 0 = Filter is disabled
bit 14-13	MSEL29<1:0>: Filter 29 Mask Select bits
	<ul> <li>11 = Acceptance Mask 3 selected</li> <li>10 = Acceptance Mask 2 selected</li> <li>01 = Acceptance Mask 1 selected</li> <li>00 = Acceptance Mask 0 selected</li> </ul>
bit 12-8	FSEL29<4:0>: FIFO Selection bits
	11111 = Message matching filter is stored in FIFO buffer 31
	11110 = Message matching filter is stored in FIFO buffer 30
	•
	•
	00001 = Message matching filter is stored in FIFO buffer 1 00000 = Message matching filter is stored in FIFO buffer 0
bit 7	FLTEN28: Filter 28 Enable bit
	<ul><li>1 = Filter is enabled</li><li>0 = Filter is disabled</li></ul>
bit 6-5	MSEL28<1:0>: Filter 28 Mask Select bits
	11 = Acceptance Mask 3 selected
	10 = Acceptance Mask 2 selected
	01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected
bit 4-0	FSEL28<4:0>: FIFO Selection bits
	11111 = Message matching filter is stored in FIFO buffer 31
	11110 = Message matching filter is stored in FIFO buffer 30
	•
	00001 = Message matching filter is stored in FIFO buffer 1
	00000 = Message matching filter is stored in FIFO buffer 0
Note:	The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		—	-	-	—	—	—	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10		—	-	-	—	—	—	—
15:8	U-0	U-0	U-0	U-0	R/W-0	U-0	U-0	R/W-0
10.0	_	—	_	_	RESETRMII <sup>(1)</sup>	—	—	SPEEDRMII <sup>(1)</sup>
7:0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7.0		_			_	_		—

#### REGISTER 25-29: EMAC1SUPP: ETHERNET CONTROLLER MAC PHY SUPPORT REGISTER

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 31-12 Unimplemented: Read as '0'
- bit 11 **RESETRMII:** Reset RMII Logic bit<sup>(1)</sup>
  - 1 = Reset the MAC RMII module
    - 0 = Normal operation.
- bit 10-9 Unimplemented: Read as '0'
- bit 8 SPEEDRMII: RMII Speed bit<sup>(1)</sup>
  - This bit configures the Reduced MII logic for the current operating speed.
    - 1 = RMII is running at 100 Mbps
    - 0 = RMII is running at 10 Mbps
- bit 7-0 Unimplemented: Read as '0'
- Note 1: This bit is only used for the RMII module.

**Note:** Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

#### REGISTER 25-31: EMAC1MCFG: ETHERNET CONTROLLER MAC MII MANAGEMENT CONFIGURATION REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
51.24	—	—	_	_	_	_		
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	—	—	—	_	—
15:8	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0	RESETMGMT	—	—	—	—	—	_	—
7:0	U-0	U-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0		—		CLKSEL	_<3:0> <sup>(1)</sup>		NOPRE	SCANINC

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

#### bit 31-16 Unimplemented: Read as '0'

- bit 15 RESETMGMT: Test Reset MII Management bit
  - 1 = Reset the MII Management module
  - 0 = Normal Operation

#### bit 14-6 **Unimplemented:** Read as '0'

bit 5-2 CLKSEL<3:0>: MII Management Clock Select 1 bits<sup>(1)</sup>

These bits are used by the clock divide logic in creating the MII Management Clock (MDC), which the IEEE 802.3 Specification defines to be no faster than 2.5 MHz. Some PHYs support clock rates up to 12.5 MHz.

#### bit 1 NOPRE: Suppress Preamble bit

- 1 = The MII Management will perform read/write cycles without the 32-bit preamble field. Some PHYs support suppressed preamble
- 0 = Normal read/write cycles are performed

#### bit 0 SCANINC: Scan Increment bit

- 1 = The MII Management module will perform read cycles across a range of PHYs. The read cycles will start from address 1 through the value set in EMAC1MADR<PHYADDR>
- 0 = Continuous reads of the same PHY
- Note 1: Table 25-7 provides a description of the clock divider encoding.

Note:	Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers).
	8-bit accesses are not allowed and are ignored by the hardware.

#### TABLE 25-7: MIIM CLOCK SELECTION

MIIM Clock Select	EMAC1MCFG<5:2>
SYSCLK divided by 4	000x
SYSCLK divided by 6	0010
SYSCLK divided by 8	0011
SYSCLK divided by 10	0100
SYSCLK divided by 14	0101
SYSCLK divided by 20	0110
SYSCLK divided by 28	0111
SYSCLK divided by 40	1000
Undefined	Any other combination

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		—		_	_	_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	-	—	—	—	—
15.0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	R-0
15:8	0N <sup>(1)</sup>	COE	CPOL <sup>(2)</sup>	-	—	—	—	COUT
7:0	R/W-1	R/W-1	U-0	R/W-0	U-0	U-0	R/W-1	R/W-1
7.0	EVPOL<1:0>			CREF	_		CCH	<1:0>

#### REGISTER 26-1: CMxCON: COMPARATOR 'x' CONTROL REGISTER

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-16 Unimplemented: Read as '0'

bit 15 ON: Comparator ON bit<sup>(1)</sup>

Clearing this bit does not affect the other bits in this register.

- 1 = Module is enabled. Setting this bit does not affect the other bits in this register
- 0 = Module is disabled and does not consume current.
- bit 14 COE: Comparator Output Enable bit
  - 1 = Comparator output is driven on the output CxOUT pin
  - 0 = Comparator output is not driven on the output CxOUT pin
- bit 13 **CPOL:** Comparator Output Inversion bit<sup>(2)</sup>
  - 1 = Output is inverted
  - 0 = Output is not inverted

#### bit 12-9 Unimplemented: Read as '0'

- bit 8 COUT: Comparator Output bit
  - 1 =Output of the Comparator is a '1'
  - 0 = Output of the Comparator is a '0'
- bit 7-6 EVPOL<1:0>: Interrupt Event Polarity Select bits
  - 11 = Comparator interrupt is generated on a low-to-high or high-to-low transition of the comparator output
  - 10 = Comparator interrupt is generated on a high-to-low transition of the comparator output
  - 01 = Comparator interrupt is generated on a low-to-high transition of the comparator output
  - 00 = Comparator interrupt generation is disabled

#### bit 5 Unimplemented: Read as '0'

- bit 4 **CREF:** Comparator Positive Input Configure bit
  - 1 = Comparator non-inverting input is connected to the internal CVREF
  - 0 = Comparator non-inverting input is connected to the CxIN+ pin
- bit 3-2 Unimplemented: Read as '0'
- bit 1-0 **CCH<1:0>:** Comparator Negative Input Select bits for Comparator
  - 11 = Comparator inverting input is connected to the IVREF
  - 10 = Comparator inverting input is connected to the C2IN+ pin for C1 and C1IN+ pin for C2
  - 01 = Comparator inverting input is connected to the C1IN+ pin for C1 and C2IN+ pin for C2
  - 00 = Comparator inverting input is connected to the C1IN- pin for C1 and C2IN- pin for C2
- **Note 1:** When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
  - 2: Setting this bit will invert the signal to the comparator interrupt generator as well. This will result in an interrupt being generated on the opposite edge from the one selected by EVPOL<1:0>.

#### TABLE 32-14: VOLTAGE REFERENCE SPECIFICATIONS

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +105^\circ C \mbox{ for V-Temp} \end{array}$						
Param. No.	Symbol	Characteristics	Min.	Typical	Max.	Units	Comments		
D312	TSET	Internal 4-bit DAC Comparator Reference Settling time.	_	_	10	μs	See Note 1		
D313	DACREFH	CVREF Input Voltage	AVss	_	AVdd	V	CVRSRC with CVRSS = 0		
		Reference Range	VREF-	_	VREF+	V	CVRSRC with CVRSS = 1		
D314	DVref	CVREF Programmable Output Range	0	—	0.625 x DACREFH	V	0 to 0.625 DACREFH with DACREFH/24 step size		
			0.25 x DACREFH	—	0.719 x DACREFH	V	0.25 x DACREFH to 0.719 DACREFH with DACREFH/32 step size		
D315	DACRES	Resolution	—	_	DACREFH/ 24		CVRCON <cvrr> = 1</cvrr>		
			—	—	DACREFH/ 32		CVRCON <cvrr> = 0</cvrr>		
D316	DACACC	Absolute Accuracy <sup>(2)</sup>	—	_	1/4	LSB	DACREFH/24, CVRCON <cvrr> = 1</cvrr>		
			—	_	1/2	LSB	DACREFH/32, CVRCON <cvrr> = 0</cvrr>		

**Note 1:** Settling time measured while CVRR = 1 and CVR<3:0> transitions from '0000' to '1111'. This parameter is characterized, but not tested in manufacturing.

2: These parameters are characterized but not tested.

#### TABLE 32-15: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS


DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +105^\circ C \mbox{ for V-Temp} \end{array}$					
Param. No. Symbol Characteristics		Min.	Typical	Max.	Units	Comments		
D321	Cefc	External Filter Capacitor Value	8	10	—	μF	Capacitor must be low series resistance (1 ohm)	
D322	TPWRT	Power-up Timer Period	_	64	_	ms	—	

#### TABLE 32-20: INTERNAL RC ACCURACY

AC CHA	RACTERISTICS	(unless	Standard Operating Conditions: 2.3V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-Temp							
Param. No. Characteristics		Min.	Typical	Max.	Units	Conditions				
LPRC @	LPRC @ 31.25 kHz <sup>(1)</sup>									
F21	LPRC	-15	_	+15	%	—				

**Note 1:** Change of LPRC frequency as VDD changes.

#### FIGURE 32-3: I/O TIMING CHARACTERISTICS




#### TABLE 32-21: I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			(unless other	Standard Operating Conditions: 2.3V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-Temp						
Param. No. Symbol Characteri			stics <sup>(2)</sup>	Min.	Typical <sup>(1)</sup>	Max.	Units	Conditions		
DO31	TIOR	Port Output Rise Time		_	5	15	ns	Vdd < 2.5V		
				—	5	10	ns	Vdd > 2.5V		
DO32	TIOF	Port Output Fall Tim	е	_	5	15	ns	Vdd < 2.5V		
				—	5	10	ns	VDD > 2.5V		
DI35	TINP	INTx Pin High or Low Time		10	—	—	ns	—		
DI40 TRBP CNx High or Low Time (input)		2	_	_	TSYSCLK	_				

**Note 1:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

2: This parameter is characterized, but not tested in manufacturing.

#### FIGURE 32-9: OCx/PWM MODULE TIMING CHARACTERISTICS



#### TABLE 32-27: SIMPLE OCx/PWM MODE TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-Temp} \end{array}$				
Param No.	Symbol	Characteristics <sup>(1)</sup>	Min	Typical <sup>(2)</sup>	Max	Units	Conditions
OC15	Tfd	Fault Input to PWM I/O Change	—	—	50	ns	_
OC20	TFLT	Fault Input Pulse Width	50	—	_	ns	—

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

## PIC32MX5XX/6XX/7XX

#### TABLE 32-32: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)

AC CHARACTERISTICS				$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Param. No.	Symbol TLO:SCL	Characteristics		Min. <sup>(1)</sup>	Max.	Units	Conditions	
IM10		Clock Low Time	100 kHz mode	Трв * (BRG + 2)	—	μS	_	
			400 kHz mode	Трв * (BRG + 2)	_	μS	_	
			1 MHz mode <sup>(2)</sup>	Tpb * (BRG + 2)	—	μS	_	
IM11	THI:SCL	Clock High Time	100 kHz mode	Трв * (BRG + 2)	—	μS	_	
			400 kHz mode	Tpb * (BRG + 2)	—	μS	_	
			1 MHz mode <sup>(2)</sup>	Трв * (BRG + 2)	_	μS	_	
IM20	TF:SCL	SDAx and SCLx Fall Time	100 kHz mode	—	300	ns	CB is specified to be	
			400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF	
			1 MHz mode <sup>(2)</sup>	—	100	ns		
IM21	TR:SCL	SDAx and SCLx Rise Time	100 kHz mode	_	1000	ns	CB is specified to be	
			400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF	
			1 MHz mode <sup>(2)</sup>	—	300	ns		
IM25	TSU:DAT	Data Input Setup Time	100 kHz mode	250	_	ns	_	
			400 kHz mode	100	_	ns		
			1 MHz mode <sup>(2)</sup>	100	_	ns		
IM26	THD:DAT	Data Input Hold Time	100 kHz mode	0	—	μS	_	
			400 kHz mode	0	0.9	μS		
			1 MHz mode <sup>(2)</sup>	0	0.3	μS		
IM30	TSU:STA	Start Condition Setup Time	100 kHz mode	Трв * (BRG + 2)	—	ns	Only relevant for	
			400 kHz mode	Трв * (BRG + 2)	_	ns	Repeated Start	
			1 MHz mode <sup>(2)</sup>	Трв * (BRG + 2)	_	ns	condition	
IM31	Thd:sta	Start Condition Hold Time	100 kHz mode	Трв * (BRG + 2)	—	ns	After this period, the	
			400 kHz mode	Трв * (BRG + 2)	_	ns	first clock pulse is	
			1 MHz mode <sup>(2)</sup>	Трв * (BRG + 2)	_	ns	generated	
IM33	Tsu:sto	Stop Condition Setup Time	100 kHz mode	Трв * (BRG + 2)	_	ns	_	
			400 kHz mode	Трв * (BRG + 2)	_	ns		
			1 MHz mode <sup>(2)</sup>	Трв * (BRG + 2)	_	ns		
IM34	THD:STO	Stop Condition Hold Time	100 kHz mode	Трв * (BRG + 2)	_	ns	_	
			400 kHz mode	Трв * (BRG + 2)	_	ns		
			1 MHz mode <sup>(2)</sup>	Трв * (BRG + 2)	_	ns		
IM40	TAA:SCL	Output Valid from Clock	100 kHz mode	_	3500	ns	_	
			400 kHz mode	_	1000	ns	_	
			1 MHz mode <sup>(2)</sup>	_	350	ns	_	
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	_	μS	The amount of time the	
			400 kHz mode	1.3	<u> </u>	μS	bus must be free before	
			1 MHz mode <sup>(2)</sup>	0.5	<u> </u>	μS	a new	
IMEO	CD	Rue Consolitive La	oding		400		transmission can start	
IM50	Св	Bus Capacitive Loading		-	400	pF	—	
IM51	TPGD Pulse Gobbler Delay <sup>(3)</sup>			52	312	ns	_	

**Note 1:** BRG is the value of the I<sup>2</sup>C Baud Rate Generator.

2: Maximum pin capacitance = 10 pF for all I2Cx pins (only for 1 MHz mode).


3: The typical value for this parameter is 104 ns.

#### 34.2 Package Details


The following sections give the technical details of the packages.

#### 64-Lead Plastic Thin Quad Flatpack (PT)-10x10x1 mm Body, 2.00 mm Footprint [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging








SIDE VIEW

Microchip Technology Drawing C04-085C Sheet 1 of 2

#### 121-Lead Plastic Thin Profile Ball Grid Array (BG) - 10x10x1.10 mm Body [TFBGA--Formerly XBGA]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimensior	l Limits	MIN	NOM	MAX
Contact Pitch	E1		0.80 BSC	
Contact Pitch	E2		0.80 BSC	
Contact Pad Spacing	C1		8.00	
Contact Pad Spacing	C2		8.00	
Contact Pad Diameter (X121)	X			0.32

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2148 Rev D

#### Revision D (May 2010)

The revision includes the following updates, as described in Table B-3:

#### TABLE B-3: MAJOR SECTION UPDATES

Section Name	Update Description
"High-Performance, USB, CAN	Updated the initial Flash memory range to 64K.
and Ethernet 32-bit Flash Microcontrollers"	Updated the initial SRAM memory range to 16K.
MICTOCONTIONETS	Added the following devices (see Table 1, Table 2, Table 3 and the Pin Diagrams):
	<ul> <li>PIC32MX534F064H</li> <li>PIC32MX564F064H</li> <li>PIC32MX564F128H</li> <li>PIC32MX664F128H</li> <li>PIC32MX764F128H</li> <li>PIC32MX534F064L</li> <li>PIC32MX564F064L</li> <li>PIC32MX564F064L</li> <li>PIC32MX564F128L</li> <li>PIC32MX664F128L</li> <li>PIC32MX764F128L</li> </ul>
4.0 "Memory Organization"	Added new Memory Maps (Figure 4-1, Figure 4-2 and Figure 4-3).
	The bit named I2CSIF was changed to I2C1SIF and the bit named I2CBIF was changed to I2C1BIF in the Interrupt Register Map tables (Table 4-2, Table 4-3, Table 4-4, Table 4-5, Table 4-6 and Table 4-7)
	Added the following devices to the Interrupt Register Map (Table 4-2):
	<ul> <li>PIC32MX534F064H</li> <li>PIC32MX564F064H</li> <li>PIC32MX564F128H</li> </ul>
	Added the following devices to the Interrupt Register Map (Table 4-3):
	<ul><li>PIC32MX664F064H</li><li>PIC32MX664F128H</li></ul>
	Added the following device to the Interrupt Register Map (Table 4-4): • PIC32MX764F128H
	Added the following devices to the Interrupt Register Map (Table 4-5):
	<ul> <li>PIC32MX534F064L</li> <li>PIC32MX564F064L</li> <li>PIC32MX564F128L</li> </ul>
	Added the following devices to the Interrupt Register Map (Table 4-6):
	<ul> <li>PIC32MX664F064L</li> <li>PIC32MX664F128L</li> </ul>
	Added the following device to the Interrupt Register Map (Table 4-7):
	• PIC32MX764F128L