

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, Ethernet, I <sup>2</sup> C, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	85
Program Memory Size	256КВ (256К х 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx775f256lt-80v-pf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### TABLE 7: **PIN NAMES FOR 100-PIN USB AND CAN DEVICES**

### **100-PIN TQFP (TOP VIEW)**

### PIC32MX534F064L PIC32MX564F064L PIC32MX564F128L PIC32MX575F512L PIC32MX575F256L

100

			1
Pin #	Full Pin Name	Pin #	Full Pin Name
1	RG15	36	Vss
2	VDD	37	Vdd
3	PMD5/RE5	38	TCK/RA1
4	PMD6/RE6	39	AC1TX/SCK4/U5TX/U2RTS/RF13
5	PMD7/RE7	40	AC1RX/SS4/U5RX/U2CTS/RF12
6	T2CK/RC1	41	AN12/PMA11/RB12
7	T3CK/RC2	42	AN13/PMA10/RB13
8	T4CK/RC3	43	AN14/PMALH/PMA1/RB14
9	T5CK/SDI1/RC4	44	AN15/OCFB/PMALL/PMA0/CN12/RB15
10	SCK2/U6TX/U3RTS/PMA5/CN8/RG6	45	Vss
11	SDA4/SDI2/U3RX/PMA4/CN9/RG7	46	VDD
12	SCL4/SDO2/U3TX/PMA3/CN10/RG8	47	SS3/U4RX/U1CTS/CN20/RD14
13	MCLR	48	SCK3/U4TX/U1RTS/CN21/RD15
14	SS2/U6RX/U3CTS/PMA2/CN11/RG9	49	SDA5/SDI4/U2RX/PMA9/CN17/RF4
15	Vss	50	SCL5/SDO4/U2TX/PMA8/CN18/RF5
16	VDD	51	USBID/RF3
17	TMS/RA0	52	SDA3/SDI3/U1RX/RF2
18	INT1/RE8	53	SCL3/SDO3/U1TX/RF8
19	INT2/RE9	54	VBUS
20	AN5/C1IN+/VBUSON/CN7/RB5	55	VUSB3V3
21	AN4/C1IN-/CN6/RB4	56	D-/RG3
22	AN3/C2IN+/CN5/RB3	57	D+/RG2
23	AN2/C2IN-/CN4/RB2	58	SCL2/RA2
24	PGEC1/AN1/CN3/RB1	59	SDA2/RA3
25	PGED1/AN0/CN2/RB0	60	TDI/RA4
26	PGEC2/AN6/OCFA/RB6	61	TDO/RA5
27	PGED2/AN7/RB7	62	Vdd
28	VREF-/CVREF-/PMA7/RA9	63	OSC1/CLKI/RC12
29	VREF+/CVREF+/PMA6/RA10	64	OSC2/CLKO/RC15
30	AVDD	65	Vss
31	AVss	66	SCL1/INT3/RA14
32	AN8/C1OUT/RB8	67	SDA1/INT4/RA15
33	AN9/C2OUT/RB9	68	RTCC/IC1/RD8
34	AN10/CVREFOUT/PMA13/RB10	69	SS1/IC2/RD9
35	AN11/PMA12/RB11	70	SCK1/IC3/PMCS2/PMA15/RD10

Shaded pins are 5V tolerant. Note 1:

## 3.2 Architecture Overview

The MIPS32 M4K processor core contains several logic blocks working together in parallel, providing an efficient high-performance computing engine. The following blocks are included with the core:

- Execution Unit
- Multiply/Divide Unit (MDU)
- System Control Coprocessor (CP0)
- Fixed Mapping Translation (FMT)
- Dual Internal Bus interfaces
- Power Management
- MIPS16e<sup>®</sup> Support
- Enhanced JTAG (EJTAG) Controller

## 3.2.1 EXECUTION UNIT

The MIPS32 M4K processor core execution unit implements a load/store architecture with single-cycle ALU operations (logical, shift, add, subtract) and an autonomous multiply/divide unit. The core contains thirty-two 32-bit General Purpose Registers (GPRs) used for integer operations and address calculation. One additional register file shadow set (containing thirty-two registers) is added to minimize context switching overhead during interrupt/exception processing. The register file consists of two read ports and one write port and is fully bypassed to minimize operation latency in the pipeline.

The execution unit includes:

- 32-bit adder used for calculating the data address
- Address unit for calculating the next instruction address
- Logic for branch determination and branch target address calculation
- · Load aligner
- Bypass multiplexers used to avoid stalls when executing instruction streams where data producing instructions are followed closely by consumers of their results
- Leading Zero/One detect unit for implementing the CLZ and CLO instructions
- Arithmetic Logic Unit (ALU) for performing bit-wise logical operations
- Shifter and store aligner

### 3.2.2 MULTIPLY/DIVIDE UNIT (MDU)

MIPS32 M4K processor core includes a Multiply/Divide Unit (MDU) that contains a separate pipeline for multiply and divide operations. This pipeline operates in parallel with the Integer Unit (IU) pipeline and does not stall when the IU pipeline stalls. This allows MDU operations to be partially masked by system stalls and/or other integer unit instructions.

The high-performance MDU consists of a 32x16 booth recoded multiplier, result/accumulation registers (HI and LO), a divide state machine, and the necessary multiplexers and control logic. The first number shown ('32' of 32x16) represents the *rs* operand. The second number ('16' of 32x16) represents the *rt* operand. The PIC32 core only checks the value of the latter (*rt*) operand to determine how many times the operation must pass through the multiplier. The 16x16 and 32x16 operations pass through the multiplier once. A 32x32 operation passes through the multiplier twice.

The MDU supports execution of one 16x16 or 32x16 multiply operation every clock cycle; 32x32 multiply operations can be issued every other clock cycle. Appropriate interlocks are implemented to stall the issuance of back-to-back 32x32 multiply operations. The multiply operand size is automatically determined by logic built into the MDU.


Divide operations are implemented with a simple 1 bit per clock iterative algorithm. An early-in detection checks the sign extension of the dividend (*rs*) operand. If *rs* is 8 bits wide, 23 iterations are skipped. For a 16 bit wide *rs*, 15 iterations are skipped and for a 24 bit wide *rs*, 7 iterations are skipped. Any attempt to issue a subsequent MDU instruction while a divide is still active causes an IU pipeline stall until the divide operation is completed.

Table 3-1 lists the repeat rate (peak issue rate of cycles until the operation can be reissued) and latency (number of cycles until a result is available) for the PIC32 core multiply and divide instructions. The approximate latency and repeat rates are listed in terms of pipeline clocks.

Opcode	Operand Size (mul rt) (div rs)	Latency	Repeat Rate							
MULT/MULTU, MADD/MADDU,	16 bits	1	1							
MSUB/MSUBU	32 bits	2	2							
MUL	16 bits	2	1							
	32 bits	3	2							
DIV/DIVU	8 bits	12	11							
	16 bits	19	18							
	24 bits	26	25							
	32 bits	33	32							

## TABLE 3-1:MIPS32<sup>®</sup> M4K<sup>®</sup> CORE HIGH-PERFORMANCE INTEGER MULTIPLY/DIVIDE UNIT<br/>LATENCIES AND REPEAT RATES

## FIGURE 4-2: MEMORY MAP ON RESET FOR PIC32MX534F064H AND PIC32MX534F064L DEVICES



Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_	_	_	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	—	_	_	_	—	_
45.0	R/W-0	U-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0
15:8	0N <sup>(1)</sup>	—	-	SUSPEND	DMABUSY	—	—	—
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7:0		_	_	_	_		_	_

#### REGISTER 10-1: DMACON: DMA CONTROLLER CONTROL REGISTER

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

#### bit 31-16 Unimplemented: Read as '0'

- ON: DMA On bit<sup>(1)</sup> bit 15
  - 1 = DMA module is enabled
  - 0 = DMA module is disabled
- bit 14-13 Unimplemented: Read as '0'
- bit 12 SUSPEND: DMA Suspend bit
  - 1 = DMA transfers are suspended to allow CPU uninterrupted access to data bus
  - 0 = DMA operates normally
- bit 11 DMABUSY: DMA Module Busy bit
  - 1 = DMA module is active
  - 0 = DMA module is disabled and not actively transferring data
- bit 10-0 Unimplemented: Read as '0'
- Note 1: When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

## REGISTER 10-18: DCHxDAT: DMA CHANNEL 'x' PATTERN DATA REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	-		—	—	_	—	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—				—		—	—
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	_	_	_	—	_	—	—
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				CHPDAT	[<7:0>			

## Legend:

5						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

#### bit 31-8 Unimplemented: Read as '0'

bit 7-0 **CHPDAT<7:0>:** Channel Data Register bits <u>Pattern Terminate mode:</u> Data to be matched must be stored in this register to allow terminate on match.

> All other modes: Unused.

## TABLE 11-1: USB REGISTER MAP (CONTINUED)

ess					· · ·						Bits								
Virtual Address (BF88_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
5280	U1FRML <sup>(3)</sup>	31:16		—	—	—	—	—	—	—	_	—	_	—	—	—	_	—	0000
5200	OTTRIME	15:0	—		—	—	—	—	—	—				FRML<	7:0>				0000
5290	U1FRMH <sup>(3)</sup>	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
0200	01110	15:0	—	—	—	—	—	—	—	—	_	—	_	-	—		FRMH<2:0>	•	0000
52A0	U1TOK	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
02/10	orron	15:0	—	—	—	—	—	—	—	—		PID	<3:0>			EP	<3:0>		0000
52B0	U1SOF	31:16	—	—	—	—	—	—	—	—	_	—	_	—	—	—	_	—	0000
5260	0130F	15:0	—	_	_	—	_	_	_					CNT<7	7:0>				0000
52C0	U1BDTP2	31:16	—	-	—	—	_	_	-		—	—		—	—	_		_	0000
5200	OIBDIF2	15:0	—	—	—	—	—	—	—	—				BDTPTRH	H<7:0>				0000
52D0	U1BDTP3	31:16	—	_	_	—	_	_	_		—	_		—	_	_		_	0000
5200	UIBDIF3	15:0	—	_	_	_	_	_	-					BDTPTRU	J<7:0>				0000
52E0	U1CNFG1	31:16	—	_	_	—	_	_	_		—	_		—	_	_		_	0000
52E0	UTCINFGT	15:0	—	_	_	—	_	_	_		UTEYE	UOEMON		USBSIDL	—	_		UASUSPND	0001
5300	U1EP0	31:16	—	_	_	_	_	_	-		—	_		—	_	_		_	0000
5300	UIEPU	15:0	—	_	_	—	_	_	_		LSPD	RETRYDIS		EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5310	U1EP1	31:16	—	_	_	—	_	_	_		—	_		—	_	_		_	0000
5310	UIEPI	15:0	—	_	_	_	_	_	_	_	—	_	-	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5320	U1EP2	31:16	—	_	_	—	_	_	_		—	_		—	_	_		_	0000
5520	UIEFZ	15:0	—	_	_	_	_	_	_		—	_	-	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5330	U1EP3	31:16	—	_	_	_	_	_	_	_	—	_	-	—	_			_	0000
5330	UIEP3	15:0	—	_	_	—	_	_	_		—	_		EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5340	U1EP4	31:16	_	_	-	-	-	-	-	_	_	_	_	—	-	_	_	_	0000
5540	UTEP4	15:0	—	_	_	_	_	_	_	_	—	_	-	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5350	U1EP5	31:16	_	_	-	-	-	-	-	_	_	_	_	—	-	_	_	_	0000
5350	UIEP5	15:0	_	_	-	-	-	-	-	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5260	U1EP6	31:16			_	—	_		_	_	—			—	_	—			0000
5360	UTEP6	15:0	_	_	-	-	-	-	-	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5270	U1EP7	31:16	_	_	_	_	_	_	_	_	_	—	_	—	_	_	-	_	0000
5370	UTEP7	15:0			_	_	_		_	_	—			EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5200		31:16	_	_	_	_	_	_	_	—	-	—	_	—	_	—	_	_	0000
5380	U1EP8	15:0	—	_	—	—	_	—	—	_	_	_	-	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5000		31:16	_	—	_	_	_	_	_	—	_	_	_	—	—	—	—	—	0000
5390	U1EP9	15:0	_	—	_	_	_	_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000

 5390
 U1EP9

 Legend:
 x =

 Note
 1:
 All n

end: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

1: All registers in this table (except as noted) have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

2: This register does not have associated SET and INV registers.

3: This register does not have associated CLR, SET and INV registers.

4: Reset value for this bit is undefined.

## REGISTER 11-12: U1ADDR: USB ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
51.24	_	_	-		_	-		—
22:46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16		-						—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
10.0	—	_			_			—
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0	LSPDEN			D	EVADDR<6:0	>		

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

#### bit 31-8 Unimplemented: Read as '0'

- bit 7 **LSPDEN:** Low-Speed Enable Indicator bit
  - 1 = Next token command to be executed at low-speed
  - 0 = Next token command to be executed at full-speed
- bit 6-0 DEVADDR<6:0>: 7-bit USB Device Address bits

#### REGISTER 11-13: U1FRML: USB FRAME NUMBER LOW REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31:24	-	-		—				-		
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23.10	-	-		—				-		
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
15:8	_	_	—	—	-	_		_		
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0		
7:0	FRML<7:0>									

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

#### bit 31-8 Unimplemented: Read as '0'

bit 7-0 **FRML<7:0>:** 11-bit Frame Number Lower bits The register bits are updated with the current frame number whenever a SOF TOKEN is received.

NOTES:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_	_	_	_	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16		_			_			—
45.0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
15:8	ON	—	SIDL	_	_	—	_	_
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7:0	_	_			_		_	_

## REGISTER 12-1: CNCON: CHANGE NOTICE CONTROL REGISTER

### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-16 Unimplemented: Read as '0'

- bit 15 **ON:** Change Notice (CN) Control ON bit
  - 1 = CN is enabled
    - 0 = CN is disabled
- bit 14 Unimplemented: Read as '0'
- bit 13 **SIDL:** Stop in Idle Control bit
  - 1 = Idle mode halts CN operation
  - 0 = Idle mode does not affect CN operation
- bit 12-0 Unimplemented: Read as '0'

## 13.2 Control Registers

## TABLE 13-1: TIMER1 REGISTER MAP

ess		â	Bits																
Virtual Addre (BF80_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0000	TACON	31:16	—	_	-	_	_	—	_	—	_	—	_	—	—	_	—	_	0000
0600	T1CON	15:0	ON	_	SIDL	TWDIS	TWIP	—	_	_	TGATE	_	TCKP	S<1:0>	—	TSYNC	TCS	_	0000
0610	TMR1	31:16	_	Ι	_	_	_	_	-	_	_	_	-	_	—	-	_	_	0000
0610	I IVIR I	15:0	TMR1<15:0> 0									0000							
0620	PR1	31:16	—	-				_	_	_	_		_	_	—	_	_	_	0000
0020	FRI	15:0		PR1<15:0>									FFFF						

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

## 15.0 WATCHDOG TIMER (WDT)


Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 8. "Watchdog Timer and Power-up Timer" in the "PIC32 (DS60001114) Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

This section describes the operation of the WDT and Power-up Timer of the PIC32MX5XX/6XX/7XX.

The WDT, when enabled, operates from the internal Low-Power Oscillator (LPRC) clock source and can be used to detect system software malfunctions by resetting the device if the WDT is not cleared periodically in software. Various WDT time-out periods can be selected using the WDT postscaler. The WDT can also be used to wake the device from Sleep or Idle mode.

The following are key features of the WDT module:

- Configuration or software controlled
- User-configurable time-out period
- Can wake the device from Sleep or Idle mode



### FIGURE 15-1: WATCHDOG TIMER AND POWER-UP TIMER BLOCK DIAGRAM

## 19.0 INTER-INTEGRATED CIRCUIT (I<sup>2</sup>C)

Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 24. "Inter-Integrated Circuit (I<sup>2</sup>C)" (DS60001116) in the "*PIC32 Family Reference Manual*", which is available from the Microchip web site (www.microchip.com/PIC32). The  $l^2C$  module provides complete hardware support for both Slave and Multi-Master modes of the  $l^2C$  serial communication standard. Figure 19-1 illustrates the  $l^2C$  module block diagram.

Each  $I^2C$  module has a 2-pin interface: the SCLx pin is clock and the SDAx pin is data.

Each I<sup>2</sup>C module offers the following key features:

- I<sup>2</sup>C interface supporting both master and slave operation
- I<sup>2</sup>C Slave mode supports 7-bit and 10-bit addressing
- I<sup>2</sup>C Master mode supports 7-bit and 10-bit addressing
- I<sup>2</sup>C port allows bidirectional transfers between master and slaves
- Serial clock synchronization for the I<sup>2</sup>C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control)
- I<sup>2</sup>C supports multi-master operation; detects bus collision and arbitrates accordingly
- Provides support for address bit masking

Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—	—	—	—	_	—	_	—		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—	_	—	—	—	_	_	—		
R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0		
ALRMEN <sup>(1,2)</sup>	CHIME <sup>(2)</sup>	PIV <sup>(2)</sup>	ALRMSYNC <sup>(3)</sup>	AMASK<3:0> <sup>(2)</sup>					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
ARPT<7:0> <sup>(2)</sup>									
	31/23/15/7 U-0 U-0 R/W-0 ALRMEN <sup>(1,2)</sup>	31/23/15/7         30/22/14/6           U-0         U-0               U-0         U-0            U-0           R/W-0         R/W-0           ALRMEN <sup>(1,2)</sup> CHIME <sup>(2)</sup>	31/23/15/7         30/22/14/6         29/21/13/5           U-0         U-0         U-0           —         —         —           U-0         U-0         U-0           —         —         —           U-0         U-0         U-0           U-0         U-0         U-0           R/W-0         R/W-0         R/W-0           ALRMEN <sup>(1,2)</sup> CHIME <sup>(2)</sup> PIV <sup>(2)</sup>	31/23/15/7         30/22/14/6         29/21/13/5         28/20/12/4           U-0         U-0         U-0         U-0           —         —         —         —           U-0         U-0         U-0         U-0           —         —         —         —           U-0         U-0         U-0         U-0           —         —         —         —           R/W-0         R/W-0         R/W-0         R-0           ALRMEN <sup>(1,2)</sup> CHIME <sup>(2)</sup> PIV <sup>(2)</sup> ALRMSYNC <sup>(3)</sup> R/W-0         R/W-0         R/W-0         R/W-0	31/23/15/7         30/22/14/6         29/21/13/5         28/20/12/4         27/19/11/3           U-0         U-0         U-0         U-0         U-0                  U-0         U-0         U-0         U-0         U-0           U-0         U-0         U-0         U-0         U-0           RW-0         RW-0         RW-0         RW-0         RW-0           ALRMEN <sup>(1,2)</sup> CHIME <sup>(2)</sup> PIV <sup>(2)</sup> ALRMSYNC <sup>(3)</sup> RW-0         RW-0         RW-0         RW-0         RW-0	31/23/15/7         30/22/14/6         29/21/13/5         28/20/12/4         27/19/11/3         26/18/10/2           U-0         U-0         U-0         U-0         U-0         U-0                   U-0         U-0         U-0         U-0         U-0            U-0         U-0         U-0         U-0         U-0            RW-0         RW-0         RW-0         RW-0         RW-0         RW-0           ALRMEN <sup>(1,2)</sup> CHIME <sup>(2)</sup> PIV <sup>(2)</sup> ALRMSYNC <sup>(3)</sup> RW-0         RW-0         RW-0         RW-0         RW-0         RW-0	31/23/15/7         30/22/14/6         29/21/13/5         28/20/12/4         27/19/11/3         26/18/10/2         25/17/9/1           U-0         U-0         U-0         U-0         U-0         U-0         U-0           M-0         U-0         U-0         U-0         U-0         U-0         U-0           U-0         U-0         U-0         U-0         U-0         U-0         U-0           U-0         U-0         U-0         U-0         U-0         U-0         U-0           RW-0         RW-0         RW-0         RW-0         RW-0         RW-0         RW-0         RW-0           ALRMEN <sup>(1,2)</sup> CHIME <sup>(2)</sup> PIV <sup>(2)</sup> ALRMSYNC <sup>(3)</sup> RW-0         RW-0           RW-0         RW-0         RW-0         RW-0         RW-0         RW-0         RW-0		

#### REGISTER 22-2: RTCALRM: RTC ALARM CONTROL REGISTER

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-16 Unimplemented: Read as '0'

- bit 15 ALRMEN: Alarm Enable bit<sup>(1,2)</sup>
  - 1 = Alarm is enabled
  - 0 = Alarm is disabled
- bit 14 **CHIME:** Chime Enable bit<sup>(2)</sup>
  - 1 = Chime is enabled ARPT<7:0> is allowed to rollover from 0x00 to 0xFF
  - 0 = Chime is disabled ARPT<7:0> stops once it reaches 0x00

#### bit 13 **PIV:** Alarm Pulse Initial Value bit<sup>(3)</sup>

When ALRMEN = 0, PIV is writable and determines the initial value of the Alarm Pulse. When ALRMEN = 1, PIV is read-only and returns the state of the Alarm Pulse.

#### bit 12 ALRMSYNC: Alarm Sync bit<sup>(3)</sup>

- 1 = ARPT<7:0> and ALRMEN may change as a result of a half second rollover during a read.
   The ARPT must be read repeatedly until the same value is read twice. This must be done since multiple bits may be changing, which are then synchronized to the PB clock domain.
- 0 = ARPT<7:0> and ALRMEN can be read without concerns of rollover because the prescaler is > 32 RTC clocks away from a half-second rollover

#### bit 11-8 AMASK<3:0>: Alarm Mask Configuration bits<sup>(2)</sup>

1111 = Reserved

- 1010 = Reserved
- 1001 = Once a year (except when configured for February 29, once every four years)
- 1000 = Once a month
- 0111 = Once a week
- 0110 = Once a day
- 0101 = Every hour
- 0100 = Every 10 minutes
- 0011 = Every minute
- 0010 = Every 10 seconds
- 0001 = Every second
- 0000 = Every half-second
- Note 1: Hardware clears the ALRMEN bit anytime the alarm event occurs, when ARPT<7:0 > = 0.0 and CHIME = 0.
  - **2:** This field should not be written when the RTCC ON bit = '1' (RTCCON<15>) and ALRMSYNC = 1.
  - 3: This assumes a CPU read will execute in less than 32 PBCLKs.

**Note:** This register is only reset on a Power-on Reset (POR).

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
31:24		HR10-	<3:0>			HR01	<3:0>		
	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
23:16		MIN10	<3:0>		MIN01<3:0>				
45-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
15:8		SEC10	<3:0>		SEC01<3:0>				
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
7:0	—	—	—	—	—	—	—	—	
Legend:									
R = Readable bit W = Writable bit			e bit	U = Unimple	emented bit, re	ead as '0'			

#### REGISTER 22-3: RTCTIME: RTC TIME VALUE REGISTER

IX – IXeauable bit			it, read as 0
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 31-28 HR10<3:0>: Binary-0	Coded Decimal Value of Hou	rs bits, 10 digits; contains a	value from 0 to 2

bit 31-28 HR10<3:0>: Binary-Coded Decimal Value of Hours bits, 10 digits, contains a value from 0 to 2
bit 27-24 HR01<3:0>: Binary-Coded Decimal Value of Hours bits, 1 digit; contains a value from 0 to 9
bit 23-20 MIN10<3:0>: Binary-Coded Decimal Value of Minutes bits, 10 digits; contains a value from 0 to 5
bit 19-16 MIN01<3:0>: Binary-Coded Decimal Value of Minutes bits, 1 digit; contains a value from 0 to 9
bit 15-12 SEC10<3:0>: Binary-Coded Decimal Value of Seconds bits, 10 digits; contains a value from 0 to 5
bit 11-8 SEC01<3:0>: Binary-Coded Decimal Value of Seconds bits, 1 digit; contains a value from 0 to 9
bit 17-0 Unimplemented: Read as '0'

**Note:** This register is only writable when RTCWREN = 1 (RTCCON<3>).

## **REGISTER 24-21:** CiFIFOINTn: CAN FIFO INTERRUPT REGISTER 'n' (n = 0 THROUGH 31)

- bit 9 TXHALFIF: FIFO Transmit FIFO Half Empty Interrupt Flag bit<sup>(1)</sup> TXEN = 1: (FIFO configured as a transmit buffer) 1 = FIFO is  $\leq$  half full 0 = FIFO is > half full TXEN = 0: (FIFO configured as a receive buffer) Unused, reads '0' bit 8 **TXEMPTYIF:** Transmit FIFO Empty Interrupt Flag bit<sup>(1)</sup> TXEN = 1: (FIFO configured as a transmit buffer) 1 = FIFO is empty 0 = FIFO is not empty, at least 1 message queued to be transmitted TXEN = 0: (FIFO configured as a receive buffer) Unused, reads '0' bit 7-4 Unimplemented: Read as '0' bit 3 **RXOVFLIF:** Receive FIFO Overflow Interrupt Flag bit TXEN = 1: (FIFO configured as a transmit buffer) Unused, reads '0' TXEN = 0: (FIFO configured as a receive buffer) 1 = Overflow event has occurred 0 = No overflow event occured bit 2 **RXFULLIF:** Receive FIFO Full Interrupt Flag bit<sup>(1)</sup> TXEN = 1: (FIFO configured as a transmit buffer) Unused, reads '0' TXEN = 0: (FIFO configured as a receive buffer) 1 = FIFO is full 0 = FIFO is not full RXHALFIF: Receive FIFO Half Full Interrupt Flag bit<sup>(1)</sup> bit 1 TXEN = 1: (FIFO configured as a transmit buffer) Unused, reads '0' TXEN = 0: (FIFO configured as a receive buffer) 1 = FIFO is  $\geq$  half full 0 = FIFO is < half full bit 0 **RXNEMPTYIF:** Receive Buffer Not Empty Interrupt Flag bit<sup>(1)</sup> TXEN = 1: (FIFO configured as a transmit buffer) Unused, reads '0' TXEN = 0: (FIFO configured as a receive buffer) 1 = FIFO is not empty, has at least 1 message 0 = FIFO is empty
- Note 1: This bit is read-only and reflects the status of the FIFO.

## REGISTER 29-1: DEVCFG0: DEVICE CONFIGURATION WORD 0 (CONTINUED)


- bit 3 ICESEL: In-Circuit Emulator/Debugger Communication Channel Select bit
  - 1 = PGEC2/PGED2 pair is used
  - 0 = PGEC1/PGED1 pair is used
- bit 2 Reserved: Write '1'
- bit 1-0 DEBUG<1:0>: Background Debugger Enable bits (forced to '11' if code-protect is enabled)
  - 11 = Debugger is disabled
  - 10 = Debugger is enabled
  - 01 = Reserved (same as '11' setting)
  - 00 = Reserved (same as '11' setting)

### TABLE 32-35: ETHERNET MODULE SPECIFICATIONS


AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param. No.	Characteristic	Min.	Typical	Max.	Units	Conditions			
MIIM Tin	ning Requirements								
ET1	MDC Duty Cycle	40		60	%	—			
ET2	MDC Period	400	—	—	ns	—			
ET3	MDIO Output Setup and Hold	10	—	10	ns	See Figure 32-19			
ET4	MDIO Input Setup and Hold	0	—	300	ns	See Figure 32-20			
MII Timi	ng Requirements								
ET5	TX Clock Frequency	—	25	_	MHz	—			
ET6	TX Clock Duty Cycle	35	—	65	%	—			
ET7	ETXDx, ETEN, ETXERR Output Delay	0	—	25	ns	See Figure 32-21			
ET8	RX Clock Frequency	_	25		MHz	—			
ET9	RX Clock Duty Cycle	35	—	65	%	—			
ET10	ERXDx, ERXDV, ERXERR Setup and Hold	10	—	30	ns	See Figure 32-22			
RMII Tin	ning Requirements								
ET11	Reference Clock Frequency	—	50	—	MHz	—			
ET12	Reference Clock Duty Cycle	35		65	%	—			
ET13	ETXDx, ETEN, Setup and Hold	2	—	4	ns	—			
ET14	ERXDx, ERXDV, ERXERR Setup and Hold	2	—	4	ns	—			


**Note 1:** The Ethernet module is functional at VBORMIN < VDD < 2.9V, but with degraded performance. Unless otherwise stated, module functionality is tested, but not characterized.

### FIGURE 32-19: MDIO SOURCED BY THE PIC32 DEVICE



## FIGURE 32-20: MDIO SOURCED BY THE PHY






## FIGURE 32-23: ANALOG-TO-DIGITAL CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (ASAM = 0, SSRC<2:0> = 000)

## 100-Lead Plastic Thin Quad Flatpack (PF) – 14x14x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Chamfers at corners are optional; size may vary.
- 3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-110B

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

## QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, KeeLoq logo, Kleer, LANCheck, LINK MD, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC32 logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, ETHERSYNCH, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and QUIET-WIRE are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, RightTouch logo, REAL ICE, Ripple Blocker, Serial Quad I/O, SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$  is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2009-2016, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-0958-8