

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, Ethernet, I ² C, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	53
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx775f512h-80i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

PIC32MX5XX/6XX/7XX

TABLE 1:PIC32MX5XX USB AND CAN FEATURES

	USB and CAN															
Device	Pins	Program Memory (KB)	Data Memory (KB)	NSB	CAN	Timers/Capture/Compare	DMA Channels (Programmable/Dedicated)	UART ^(2,3)	SPI ⁽³⁾	I ² C ⁽³⁾	10-bit 1 Msps ADC (Channels)	Comparators	dSd/dWd	JTAG	Trace	Packages ⁽⁴⁾
PIC32MX534F064H	64	64 + 12 ⁽¹⁾	16	1	1	5/5/5	4/4	6	3	4	16	2	Yes	Yes	No	PT, MR
PIC32MX564F064H	64	64 + 12 ⁽¹⁾	32	1	1	5/5/5	4/4	6	3	4	16	2	Yes	Yes	No	PT, MR
PIC32MX564F128H	64	128 + 12 ⁽¹⁾	32	1	1	5/5/5	4/4	6	3	4	16	2	Yes	Yes	No	PT, MR
PIC32MX575F256H	64	256 + 12 ⁽¹⁾	64	1	1	5/5/5	8/4	6	3	4	16	2	Yes	Yes	No	PT, MR
PIC32MX575F512H	64	512 + 12 ⁽¹⁾	64	1	1	5/5/5	8/4	6	3	4	16	2	Yes	Yes	No	PT, MR
PIC32MX534F064L	100	64 + 12 ⁽¹⁾	16	1	1	5/5/5	4/4	6	4	5	16	2	Yes	Yes	Yes	PT, PF, BG
PIC32MX564F064L	100	64 + 12 ⁽¹⁾	32	1	1	5/5/5	4/4	6	4	5	16	2	Yes	Yes	Yes	PT, PF, BG
PIC32MX564F128L	100	128 + 12 ⁽¹⁾	32	1	1	5/5/5	4/4	6	4	5	16	2	Yes	Yes	Yes	PT, PF, BG
PIC32MX575F256L	100	256 + 12 ⁽¹⁾	64	1	1	5/5/5	8/4	6	4	5	16	2	Yes	Yes	Yes	PT, PF, BG
PIC32MX575F512L	100	512 + 12 ⁽¹⁾	64	1	1	5/5/5	8/4	6	4	5	16	2	Yes	Yes	Yes	PT, PF, BG
Legend: PF PT =]		MR = O	FN		BG -	TEBG	7	TI -		(5)	-					

Note 1: This device features 12 KB boot Flash memory.

2: CTS and RTS pins may not be available for all UART modules. Refer to the "Device Pin Tables" section for more information.

3: Some pins between the UART, SPI and I²C modules may be shared. Refer to the "**Device Pin Tables**" section for more information.

4: Refer to 34.0 "Packaging Information" for more information.

5: 100-pin devices in the VTLA package are available upon request. Please contact your local Microchip Sales Office for details.

TABLE 13: PIN NAMES FOR 124-PIN USB, ETHERNET, AND CAN DEVICES (CONTINUED)

12	4-PIN VTLA (BOTTOM VIEW) ^(2,3)			A34
	A17	B13	B29	Conductive Thermal Pad
	PIC32MX675F512L PIC32MX695F512L PIC32MX795F512L	B1	B56	B41 A51
	A1			
	Polarity Indicator		A68	
Package Bump #	Full Pin Name		Package Bump #	Full Pin Name
B8	Vss		B33	TDO/RA5
B9	TMS/RA0		B34	OSC1/CLKI/RC12
B10	AERXD1/INT2/RE9		B35	No Connect (NC)
B11	AN4/C1IN-/CN6/RB4		B36	AETXCLK/SCL1/INT3/RA14
B12	Vss		B37	RTCC/EMDIO/AEMDIO/IC1/RD8
B13	AN2/C2IN-/CN4/RB2		B38	SCK1/IC3/PMCS2/PMA15/RD10
B14	PGED1/AN0/CN2/RB0		B39	SDO1/OC1/INT0/RD0
B15	No Connect (NC)		B40	SOSCO/T1CK/CN0/RC14
B16	PGED2/AN7/RB7		B41	Vss
B17	VREF+/CVREF+/AERXD3/PMA6/RA10		B42	OC3/RD2
B18	AVss		B43	ETXD2/IC5/PMD12/RD12
B19	AN9/C2OUT/RB9		B44	OC5/PMWR/CN13/RD4
B20	AN11/ERXERR/AETXERR/PMA12/RB11		B45	ETXEN/PMD14/CN15/RD6
B21	VDD		B46	Vss
B22	AC1TX/SCK4/U5TX/U2RTS/RF13		B47	No Connect (NC)
B23	AN12/ERXD0/AECRS/PMA11/RB12		B48	VCAP
B24	AN14/ERXD2/AETXD3/PMALH/PMA1/RB14		B49	C1RX ⁽¹⁾ /ETXD1/PMD11/RF0
B25	Vss		B50	C2TX ⁽¹⁾ /ETXERR/PMD9/RG1
B26	AETXD0/SS3/U4RX/U1CTS/CN20/RD14		B51	TRCLK/RA6
B27	SDA5/SDI4/U2RX/PMA9/CN17/RF4		B52	PMD0/RE0
B28	No Connect (NC)		B53	VDD
B29	SCL3/SDO3/U1TX/RF8		B54	TRD2/RG14
B30	VUSB3V3		B55	TRD0/RG13
B31	D+/RG2		B56	PMD3/RE3

This pin is only available on PIC32MX795F512L devices. Note 1:

2:

Shaded package bumps are 5V tolerant. It is recommended that the user connect the printed circuit board (PCB) ground to the conductive thermal pad on the bottom of the package. And to not run non-Vss PCB traces under the conductive thermal pad on the same side of the PCB layout. 3:

Referenced Sources

This device data sheet is based on the following individual chapters of the *"PIC32 Family Reference Manual"*. These documents should be considered as the general reference for the operation of a particular module or device feature.

- Note 1: To access the documents listed below, browse to the documentation section of the PIC32MX795F512L product page on the Microchip web site (www.microchip.com) or select a family reference manual section from the following list. In addition to parameters, features, and other documentation, the resulting page provides links to the related family
- Section 1. "Introduction" (DS60001127)
- Section 2. "CPU" (DS60001113)
- Section 4. "Prefetch Cache" (DS60001119)
- Section 3. "Memory Organization" (DS60001115)

reference manual sections.

- Section 5. "Flash Program Memory" (DS60001121)
- Section 6. "Oscillator Configuration" (DS60001112)
- Section 7. "Resets" (DS60001118)
- Section 8. "Interrupt Controller" (DS60001108)
- Section 9. "Watchdog Timer and Power-up Timer (DS60001114)
- Section 10. "Power-Saving Features" (DS60001130)
- Section 12. "I/O Ports" (DS60001120)
- Section 13. "Parallel Master Port (PMP)" (DS60001128)
- Section 14. "Timers" (DS60001105)
- Section 15. "Input Capture" (DS60001122)
- Section 16. "Output Capture" (DS60001111)
- Section 17. "10-bit Analog-to-Digital Converter (ADC)" (DS60001104)
- Section 19. "Comparator" (DS60001110)
- Section 20. "Comparator Voltage Reference (CVREF)" (DS60001109)
- Section 21. "Universal Asynchronous Receiver Transmitter (UART)" (DS60001107)
- Section 23. "Serial Peripheral Interface (SPI)" (DS60001106)
- Section 24. "Inter-Integrated Circuit (I2C)" (DS60001116)
- Section 27. "USB On-The-Go (OTG)" (DS60001126)
- Section 29. "Real-Time Clock and Calendar (RTCC)" (DS60001125)
- Section 31. "Direct Memory Access (DMA) Controller" (DS60001117)
- Section 32. "Configuration" (DS60001124)
- Section 33. "Programming and Diagnostics" (DS60001129)
- Section 34. "Controller Area Network (CAN)" (DS60001154)
- Section 35. "Ethernet Controller" (DS60001155)

		Pin Nun	nber ⁽¹⁾		D .		
Pin Name	64-Pin QFN/TQFP	100-Pin TQFP	121-Pin TFBGA	124-pin VTLA	Pin Type	Buffer Type	Description
AECRS		41	J7	B23	1	ST	Alternate Ethernet carrier sense ⁽²⁾
AEMDC	30	71	C11	A46	0	_	Alternate Ethernet Management Data clock ⁽²⁾
AEMDIO	49	68	E9	B37	I/O		Alternate Ethernet Management Data ⁽²⁾
TRCLK	—	91	C5	B51	0	—	Trace clock
TRD0	—	97	A3	B55	0	—	Trace Data bits 0-3
TRD1	_	96	C3	A65	0		
TRD2	—	95	C4	B54	0		
TRD3	—	92	B5	A62	0	—	
PGED1	16	25	K2	B14	I/O	ST	Data I/O pin for Programming/ Debugging Communication Channel 1
PGEC1	15	24	K1	A15	I	ST	Clock input pin for Programming/ Debugging Communication Channel 1
PGED2	18	27	J3	B16	I/O	ST	Data I/O pin for Programming/ Debugging Communication Channel 2
PGEC2	17	26	L1	A20	I	ST	Clock input pin for Programming/ Debugging Communication Channel 2
MCLR	7	13	F1	B7	I/P	ST	Master Clear (Reset) input. This pin is an active-low Reset to the device.
AVdd	19	30	J4	A22	Ρ	Ρ	Positive supply for analog modules. This pin must be connected at all times.
AVss	20	31	L3	B18	Р	Р	Ground reference for analog modules
Vdd	10, 26, 38, 57	2, 16, 37, 46, 62, 86	A7, C2, C9, E5, K8, F8, G5, H4, H6	A10, A14, A30, A41, A48, A59, B1, B21, B53	Ρ	_	Positive supply for peripheral logic and I/O pins
VCAP	56	85	B7	B48	Р		Capacitor for Internal Voltage Regulator
Vss	9, 25, 41	15, 36, 45, 65, 75	A8, B10, D4, D5, E7, F5, F10, G6, G7, H3	A3, A25, A43, A63, B8, B12, B25, B41, B46	Ρ	_	Ground reference for logic and I/O pins. This pin must be connected at all times.
VREF+	16	29	K3	B17	I	Analog	Analog voltage reference (high) input
VREF-	15	28	L2	A21	I	Analog	Analog voltage reference (low) input
Legend: C	CMOS = CMC ST = Schmitt	S compatib	le input or o	output S levels	A O	nalog = A = Outpu	Analog input P = Power t I = Input

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

TTL = TTL input buffer
Note 1: Pin numbers are only provided for reference. See the "Device Pin Tables" section for device pin availability.

2: See 25.0 "Ethernet Controller" for more information.

2.0 GUIDELINES FOR GETTING STARTED WITH 32-BIT MCUS

Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section of the *"PIC32 Family Reference Manual"*, which is available from the Microchip web site (www.microchip.com/PIC32).

2.1 Basic Connection Requirements

Getting started with the PIC32MX5XX/6XX/7XX family of 32-bit Microcontrollers (MCUs) requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and Vss pins (see 2.2 "Decoupling Capacitors")
- All AVDD and AVss pins even if the ADC module is not used (see 2.2 "Decoupling Capacitors")
- VCAP pin (see 2.3 "Capacitor on Internal Voltage Regulator (VCAP)")
- MCLR pin (see 2.4 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see **2.5** "ICSP Pins")
- OSC1 and OSC2 pins when external oscillator source is used (see 2.8 "External Oscillator Pins")

The following pin may be required, as well: VREF+/ VREF- pins used when external voltage reference for ADC module is implemented.

Note: The AVDD and AVSS pins must be connected, regardless of the ADC use and the ADC voltage reference source.

2.2 Decoupling Capacitors

The use of decoupling capacitors on power supply pins, such as VDD, VSS, AVDD and AVSS is required. See Figure 2-1.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: A value of 0.1 μ F (100 nF), 10-20V is recommended. The capacitor should be a low Equivalent Series Resistance (low-ESR) capacitor and have resonance frequency in the range of 20 MHz and higher. It is further recommended to use ceramic capacitors.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended that the capacitors be placed on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high frequency noise: If the board is experiencing high frequency noise, upward of tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μ F to 0.001 μ F. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1 μ F in parallel with 0.001 μ F.
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB track inductance.

7.1 **Control Registers**

TABLE 7-2: INTERRUPT REGISTER MAP FOR PIC32MX534F064H, PIC32MX564F064H, PIC32MX564F128H, PIC32MX575F256H AND PIC32MX575F512H DEVICES

ess				Bits															
Virtual Addr (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	AII Resets
1000		31:16	—	—	_	—	_	_	_	_	_	—	_	—	_	_	—	SS0	0000
1000	INTCON	15:0		_		MVEC	_		TPC<2:0>			_	_	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000
1010	INTSTAT(3)	31:16	_	—	_	—	—	_	—	_	_	—	—	—	—	—	—	—	0000
		15:0	—	—	—	—	—		SRIPL<2:0>		—	—			VEC<5:0	>			0000
1020	IPTMR	31:16								IPTMR<3'	1:0>								0000
		15:0																	0000
		24.40												TEIE		00415		TAIE	0000
1030	IFS0	31:10	12C TIMIF	1201315	IZC I DIF	12C2MIE	SPISKAIF	SPIJEIF	_	_	_	OCOIF	ICOIF	IDIF	IN 141F	OC4IF	IC4IF	141	0000
		15.0	INITSIE	OCSIE	ICSIE	TSIE	INT2IF		IC2IE	T2IE	INIT1IE	OC1IE	IC1IE	T1IF	INTOIE	CS1IE	CSOIE	CTIE	0000
		31.16	IC3EIE	IC2FIF	IC1FIF	_	—	CAN1IF	USBIE	FCEIE	DMA7IF ⁽²⁾	DMA6IF ⁽²⁾	DMA5IF ⁽²⁾	DMA4IF ⁽²⁾	DMA3IE	DMA2IF	DMA1IF	DMA0IE	0000
		00			10121			U2TXIF	U2RXIF	U2EIF	U3TXIF	U3RXIF	U3EIF	Distin	2111/1011	5	2	2.1.7.1011	0000
1040	IFS1	15:0	RTCCIF	FSCMIF	_	_	_	SPI4TXIF	SPI4RXIF	SPI4EIF	SPI2TXIF	SPI2RXIF	SPI2EIF	CMP2IF	CMP1IF	PMPIF	AD1IF	CNIF	0000
								I2C5MIF	I2C5SIF	I2C5BIF	I2C4MIF	I2C4SIF	I2C4BIF						
4050	1500	31:16	_	—	_	_	_		_	—		—	—	—	_	_	_		0000
1050	152	15:0	_	—	_	—	U5TXIF	U5RXIF	U5EIF	U6TXIF	U6RXIF	U6EIF	U4TXIF	U4RXIF	U4EIF	PMPEIF	IC5EIF	IC4EIF	0000
						U1TXIE	U1RXIE	U1EIE											
1060	IEC0	31:16	I2C1MIE	I2C1SIE	I2C1BIE	SPI3TXIE	SPI3RXIE	SPI3EIE	—	—	—	OC5IE	IC5IE	T5IE	INT4IE	OC4IE	IC4IE	T4IE	0000
1000	1200					I2C3MIE	I2C3SIE	I2C3BIE											
		15:0	INT3IE	OC3IE	IC3IE	T3IE	INT2IE	OC2IE	IC2IE	T2IE	INT1IE	OC1IE	IC1IE	T1IE	INT0IE	CS1IE	CS0IE	CTIE	0000
		31:16	IC3EIE	IC2EIE	IC1EIE	—	_	CAN1IE	USBIE	FCEIE	DMA7IE ⁽²⁾	DMA6IE ⁽²⁾	DMA5IE ⁽²⁾	DMA4IE ⁽²⁾	DMA3IE	DMA2IE	DMA1IE	DMA0IE	0000
1070	IEC1	45.0	DTOOLE	500145				U2TXIE	U2RXIE	U2EIE	U3TXIE	U3RXIE	U3EIE					0115	
		15:0	RICCIE	FSCMIE	_	_	_	SPIATXIE	SPI4RXIE	SPI4EIE	SPIZIXIE	SPI2RXIE	SPIZEIE	CMP2IE	CMPTIE	PMPIE	ADTIE	CNIE	0000
		21.16						12C5IVITE	120551E	I2C5BIE	12C4IVIIE	120451E	I2C4BIE						0000
1080	IEC2	15:0																	0000
		31.16	_		_			UUINAIE	INTOIS	<1.0>					S1IP<2.0>		CS1IS	104LIE	0000
1090	IPC0	15:0					CS0IP<2:0>		CSOIS	<1:0>				с. С	TIP<2:0>		CTIS	<1:0>	0000
Leaen	d: x=≀	unknowr	n value on l	ue on Reset: — = unimplemented, read as '0' Reset values are shown in hexadecimal															

Legend:

Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET Note 1: and INV Registers" for more information.

These bits are not available on PIC32MX534/564/664/764 devices. 2:

This register does not have associated CLR, SET, and INV registers. 3:

TABLE 7-5: INTERRUPT REGISTER MAP FOR PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L PIC32MX575F512L AND PIC32MX575F256L DEVICES (CONTINUED)

ess		0		Bits																													
Virtual Addr (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets														
1000		31:16		—	—		INT4IP<2:0>	•	INT4IS	6<1:0>		—	—		OC4IP<2:0>		OC4IS	S<1:0>	0000														
1000	IPC4	15:0	_	_	—		IC4IP<2:0>		IC4IS	<1:0>	_	—	_		T4IP<2:0>		T4IS<1:0>		0000														
4050		31:16	—	_	-		SPI1IP<2:0>		SPI1IS	S<1:0>	—	-	_	OC5IP<2:0>		OC5IS<1:0>		0000															
TUEU	IPC5	15:0	_	—	—		IC5IP<2:0>		IC5IS	<1:0>	_	—	—	T5IP<2:0>		T5IS-	<1:0>	0000															
		31:16	_	_	_		AD1IP<2:0>		AD1IS	S<1:0>		—	_		CNIP<2:0>		CNIS	<1:0>	0000														
10E0	IPC6														U1IP<2:0>		U1IS	<1:0>															
IUFU	IFCO	15:0	—	-	-		I2C1IP<2:0>		I2C1IP<2:0>		I2C1IP<2:0>		I2C1IS<1:0>		—	—	-		SPI3IP<2:0>		SPI3IS	S<1:0>	0000										
														I2C3IP<2:0>		I2C3IS<1:0>																	
							U3IP<2:0>		U3IS	<1:0>																							
1100	IPC7	31:16	—	—	—		SPI2IP<2:0>	•	SPI2IS	S<1:0>		—	—	(CMP2IP<2:0	>	CMP2I	S<1:0>	0000														
							I2C4IP<2:0>		12C418	S<1:0>									_														
		15:0	—		-	(CMP1IP<2:0	>	CMP1I	S<1:0>	—	-			PMPIP<2:0>		PMPIS	6<1:0>	0000														
		31:16	—	-	-	F	RTCCIP<2:0	>	RTCCIS<1:0>		RTCCIS<1:0>		—	-	—	I	SCMIP<2:0	>	FSCMI	S<1:0>	0000												
1110	IPC8																				U2IP<2:0>		U2IS	<1:0>	_								
		15:0	—	-	-		I2C2IP<2:0>	•	12C218	I2C2IS<1:0>		I2C2IS<1:0>		I2C2IS<1:0>		I2C2IS<1:0>		I2C2IS<1:0>		I2C2IS<1:0>		I2C2IS<1:0>		I2C2IS<1:0>		-	-		SPI4IP<2:0>		SPI4IS	S<1:0>	0000
															I2C5IP<2:0>		12C518	S<1:0>	_														
1120	IPC9	31:16	—	-	-	0	DMA3IP<2:0	>	DMA3I	S<1:0>	—	-	—	l	DMA2IP<2:0	>	DMA2I	S<1:0>	0000														
20		15:0	—	-	-	0	DMA1IP<2:0	>	DMA1I	S<1:0>	—	-	—	l	DMA0IP<2:0	>	DMA0I	S<1:0>	0000														
1130	IPC10	31:16	—	—	—	DI	MA7IP<2:0>	(2)	DMA7IS	S<1:0> ⁽²⁾	—	—	—	D	MA6IP<2:0>	(2)	DMA6IS	<1:0> ⁽²⁾	0000														
1100	11 010	15:0	—	_	_	DI	MA5IP<2:0>	(2)	DMA5IS	S<1:0> ⁽²⁾		_	_	D	MA4IP<2:0>	(2)	DMA4IS	<1:0> ⁽²⁾	0000														
11/0		31:16	—	_	_					_	_	_	_	CAN1IP<2:0>		CAN1IP<2:0>		CAN1I	S<1:0>	0000													
1140		15:0	—	—	—		USBIP<2:0>		USBIS	S<1:0>	—	—	—		FCEIP<2:0>		FCEIS	6<1:0>	0000														
1150		31:16	—	_	_		U5IP<2:0>		U5IS	<1:0>	_	—	_		U6IP<2:0>		U6IS	<1:0>	0000														
1150	11 012	15:0	_	_	_		U4IP<2:0>		U4IS	<1:0>	_	_	_	_	_		_		0000														

PIC32MX5XX/6XX/7XX

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

2: These bits are not available on PIC32MX534/564 devices.

3: This register does not have associated CLR, SET, and INV registers.

REGISTER 10-9: DCHxINT: DMA CHANNEL 'x' INTERRUPT CONTROL REGISTER (CONTINUED)

- bit 5 **CHDDIF:** Channel Destination Done Interrupt Flag bit
 - 1 = Channel Destination Pointer has reached end of destination (CHDPTR = CHDSIZ)
 - 0 = No interrupt is pending
- bit 4 CHDHIF: Channel Destination Half Full Interrupt Flag bit
 - 1 = Channel Destination Pointer has reached midpoint of destination (CHDPTR = CHDSIZ/2)
 0 = No interrupt is pending

bit 3 CHBCIF: Channel Block Transfer Complete Interrupt Flag bit

- 1 = A block transfer has been completed (the larger of CHSSIZ/CHDSIZ bytes has been transferred), or a pattern match event occurs
- 0 = No interrupt is pending

bit 2 CHCCIF: Channel Cell Transfer Complete Interrupt Flag bit

- 1 = A cell transfer has been completed (CHCSIZ bytes have been transferred)
- 0 = No interrupt is pending
- bit 1 CHTAIF: Channel Transfer Abort Interrupt Flag bit
 - 1 = An interrupt matching CHAIRQ has been detected and the DMA transfer has been aborted
 - 0 = No interrupt is pending

bit 0 CHERIF: Channel Address Error Interrupt Flag bit

- 1 = A channel address error has been detected (either the source or the destination address is invalid)
- 0 = No interrupt is pending

16.0 INPUT CAPTURE

Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 15. "Input Capture" (DS60001122) of the "*PIC32 Family Reference Manual*", which is available from the Microchip web site (www.microchip.com/PIC32).

The Input Capture module is useful in applications requiring frequency (period) and pulse measurement.

The Input Capture module captures the 16-bit or 32-bit value of the selected Time Base registers when an event occurs at the ICx pin. The following events cause capture events:

- Simple capture event modes:
 - Capture timer value on every falling edge of input at ICx pin
 - Capture timer value on every rising edge of input at ICx pin

- Capture timer value on every edge (rising and falling)
- Capture timer value on every edge (rising and falling), specified edge first.
- Prescaler capture event modes:
 - Capture timer value on every 4th rising edge of input at ICx pin
 - Capture timer value on every 16th rising edge of input at ICx pin

Each input capture channel can select between one of two 16-bit timers (Timer2 or Timer3) for the time base, or two 16-bit timers (Timer2 and Timer3) together to form a 32-bit timer. The selected timer can use either an internal or external clock.

Other operational features include:

- Device wake-up from capture pin during Sleep and Idle modes
- Interrupt on input capture event
- 4-word FIFO buffer for capture values Interrupt optionally generated after 1, 2, 3 or 4 buffer locations are filled
- Input Capture module can also be used to provide additional sources of external interrupts



FIGURE 16-1: INPUT CAPTURE BLOCK DIAGRAM

23.1 **Control Registers**

TABLE 23-1: ADC REGISTER MAP

SSS			Bits																
Virtual Addr (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0000	4 D4 0 0 14 (1)	31:16		-	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
9000	AD1CON1 ⁽¹⁾	15:0	ON		SIDL	_	-		FORM<2:0>			SSRC<2:0>		CLRASAM		ASAM	SAMP	DONE	0000
9010		31:16	—		_	—	-	_	—	1	1	-	—	-		-	—	—	0000
3010	ADTOONZ	15:0	VCFG2	VCFG1	VCFG0	OFFCAL	_	CSCNA	—	_	BUFS	_		SMPI	<3:0>		BUFM	ALTS	0000
9020	AD1CON3 ⁽¹⁾	31:16	_	_	_	_	—	—	—	—	_	_	—	—	—	—	—	—	0000
		15:0	ADRC	_	—			SAMC<4:0>						ADCS	<7:0>				0000
9040	AD1CHS ⁽¹⁾	31:16	CH0NB		_			CHOSI	3<3:0>		CH0NA					CH0S/	A<3:0>		0000
		15:0	_	—	—	—	_	—	_	—	_	_	—	_	_	—	—	—	0000
9060	AD1PCFG ⁽¹⁾	15.0	PCEG15	PCEG14	PCEG13	PCEG12	PCEG11	PCEG10	PCEG0	PCEG8	PCEG7	PCEG6	PCEG5	PCEG4	PCEG3	PCEG2	PCEG1	PCEG0	0000
		31.16	-	-	-			-	-	-	-	-	-	-	-	-		-	0000
9050	AD1CSSL ⁽¹⁾	15:0	CSSL15	CSSL14	CSSL13	CSSL12	CSSL11	CSSL10	CSSL9	CSSL8	CSSL7	CSSL6	CSSL5	CSSL4	CSSL3	CSSL2	CSSL1	CSSL0	0000
		31:16																	0000
9070	ADC1BUF0	15:0							ADC Re	sult Word 0	(ADC1BUF()<31:0>)							0000
0000		31:16		ADC Result Word 1 (ADC1BUF1<31:0>)															
9080	ADCIBUFI	15:0		ADC Result Word 1 (ADC1BUF1<31:0>)															
9090	ADC1BUE2	31:16							ADC Re	sult Word 2		2<31.0>)							0000
		15:0							1.501.0	out front 2	(,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,								0000
90A0	ADC1BUF3	31:16							ADC Re	sult Word 3	(ADC1BUF3	8<31:0>)							0000
		15:0										,							0000
90B0	ADC1BUF4	15.0							ADC Re	sult Word 4	(ADC1BUF4	l<31:0>)							0000
		31.16																	0000
90C0	ADC1BUF5	15:0							ADC Re	sult Word 5	(ADC1BUF5	5<31:0>)							0000
		31:16																	0000
90D0	ADC1BUF6	15:0							ADC Re	sult Word 6	(ADC1BUF6	5<31:0>)							0000
00E0		31:16								eult Word 7		(~31.0~)							0000
30L0	ADCIDOI /	15:0							ADC N			(31.02)							0000
90F0	ADC1BUF8	31:16	ADC Result Word 8 (ADC1BUF8<31:0>)																
		15:0																	
9100	ADC1BUF9	31:16							ADC Re	sult Word 9	(ADC1BUF	9<31:0>)							0000
		15:0																	0000
9110	ADC1BUFA	15:0							ADC Re	sult Word A	(ADC1BUF	A<31:0>)							0000
Leaer	d: x = 0	Inknowr	value on R	eset: — = u	nimplemente	ed read as ')' Reset val	ues are show	vn in hexade	cimal									

nented, read as '0'. Reset values are shown in hexadecimal.

This register has corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information. Note 1:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
31.24	CH0NB	—	—	—		CH0SB	<3:0>	
00.40	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	CH0NA	—	—	—		CH0SA	<3:0>	
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	—	—	—	—		—	—
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7:0	_	_	_	_	_	_		_

REGISTER 23-4: AD1CHS: ADC INPUT SELECT REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31	CHONB: Negative Input Select bit for Sample B
	1 = Channel 0 negative input is AN1
	0 = Channel 0 negative input is VREFL
bit 30-28	Unimplemented: Read as '0'
bit 27-24	CH0SB<3:0>: Positive Input Select bits for Sample B
	1111 = Channel 0 positive input is AN15
	•
	•
	•
	0001 = Channel 0 positive input is AN1
	0000 = Channel 0 positive input is AN0
bit 23	CH0NA: Negative Input Select bit for Sample A Multiplexer Setting
	1 = Channel 0 negative input is AN1
	0 = Channel 0 negative input is VREFL
bit 22-20	Unimplemented: Read as '0'
bit 19-16	CH0SA<3:0>: Positive Input Select bits for Sample A Multiplexer Setting
	1111 = Channel 0 positive input is AN15
	•
	•
	•
	0001 = Channel 0 positive input is AN1
	0000 = Channel 0 positive input is AN0
bit 15-0	Unimplemented: Read as '0'

REGISTER 24-2: CICFG: CAN BAUD RATE CONFIGURATION REGISTER (CONTINUED)

```
bit 10-8 PRSEG<2:0>: Propagation Time Segment bits<sup>(4)</sup>
           111 = \text{Length is 8 x TQ}
           000 = \text{Length is 1 x Tq}
           SJW<1:0>: Synchronization Jump Width bits<sup>(3)</sup>
bit 7-6
           11 = \text{Length is } 4 \times \text{Tq}
           10 = Length is 3 x TQ
           01 = Length is 2 x TQ
           00 = \text{Length is } 1 \times TQ
           BRP<5:0>: Baud Rate Prescaler bits
bit 5-0
           111111 = TQ = (2 x 64)/FSYS
           111110 = TQ = (2 x 63)/FSYS
           000001 = TQ = (2 \times 2)/FSYS
           000000 = TQ = (2 \times 1)/FSYS
Note 1: SEG2PH \leq SEG1PH. If SEG2PHTS is clear, SEG2PH will be set automatically.
      2: 3 Time bit sampling is not allowed for BRP < 2.
```

- $\textbf{3:} \quad SJW \leq SEG2PH.$
- **4:** The Time Quanta per bit must be greater than 7 (that is, TQBIT > 7).

Note: This register can only be modified when the CAN module is in Configuration mode (OPMOD<2:0> (CiCON<23:21>) = 100).

PIC32MX5XX/6XX/7XX

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
21.24	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x				
31.24				SID<	10:3>							
22.16	R/W-x	R/W-x	R/W-x	U-0	R/W-0	U-0	R/W-x	R/W-x				
23.10		SID<2:0>		—	EXID	—	EID<1	7:16>				
15.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x				
10.0		EID<15:8>										
7.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x				
7.0				EID<	:7:0>							

REGISTER 24-18: CIRXFn: CAN ACCEPTANCE FILTER 'n' REGISTER 7 (n = 0 THROUGH 31)

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-21 SID<10:0>: Standard Identifier bits

- 1 = Message address bit SIDx must be '1' to match filter
- 0 = Message address bit SIDx must be '0' to match filter
- bit 20 Unimplemented: Read as '0'
- bit 19 **EXID:** Extended Identifier Enable bits
 - 1 = Match only messages with extended identifier addresses
 - 0 = Match only messages with standard identifier addresses
- bit 18 Unimplemented: Read as '0'
- bit 17-0 EID<17:0>: Extended Identifier bits
 - 1 = Message address bit EIDx must be '1' to match filter
 - 0 = Message address bit EIDx must be '0' to match filter

Note: This register can only be modified when the filter is disabled (FLTENn = 0).

PIC32MX5XX/6XX/7XX

REGISTER 25-9: ETHPMCS: ETHERNET CONTROLLER PATTERN MATCH CHECKSUM REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31.24	—	—	—	—	_	—	—	—		
23.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23.10	—	—	—	—	—	—	—	—		
15.9	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15.0	PMCS<15:8>									
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7.0				PMCS	6<7:0>					

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-8 PMCS<15:8>: Pattern Match Checksum 1 bits

bit 7-0 PMCS<7:0>: Pattern Match Checksum 0 bits

Note 1: This register is only used for RX operations.

2: The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0 or the PMMODE bit (ETHRXFC<11:8>) = 0.

REGISTER 25-10: ETHPMO: ETHERNET CONTROLLER PATTERN MATCH OFFSET REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
51.24		_	_	—	—	—	—	—		
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23.10	—	—	—	—	—	—	—	—		
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15.0	PMO<15:8>									
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
				PMO	<7:0>					

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 **PMO<15:0>:** Pattern Match Offset 1 bits

Note 1: This register is only used for RX operations.
2: The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0 or the PMMODE bit (ETHRXFC<11:8>) = 0.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
51.24	—	_	—	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	_	—	—	—	—	—	—
15.0	U-0	U-0	U-0	U-0	R/W-0	U-0	U-0	R/W-0
15:8	—	—	—	—	RESETRMII ⁽¹⁾	—	—	SPEEDRMII ⁽¹⁾
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7.0	—	_	—	—	—	—	_	—

REGISTER 25-29: EMAC1SUPP: ETHERNET CONTROLLER MAC PHY SUPPORT REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 31-12 Unimplemented: Read as '0'
- bit 11 **RESETRMII:** Reset RMII Logic bit⁽¹⁾
 - 1 = Reset the MAC RMII module
 - 0 = Normal operation.
- bit 10-9 Unimplemented: Read as '0'
- bit 8 SPEEDRMII: RMII Speed bit⁽¹⁾
 - This bit configures the Reduced MII logic for the current operating speed.
 - 1 = RMII is running at 100 Mbps
 - 0 = RMII is running at 10 Mbps
- bit 7-0 Unimplemented: Read as '0'
- Note 1: This bit is only used for the RMII module.

Note: Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

			Standard Operating Conditions: 2.3V to 3.6V							
DC CHA	RACTER	ISTICS	(unless otherwise stated) Operating temperature 10° C < Ta < 195° C for industrial							
			Uperating temperature $-40^{\circ}C \le IA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-Temp							
Param. No.	Param. No. Symbol Characteristics		Min.	Typical ⁽¹⁾	Max.	Units	Conditions			
	VIL	Input Low Voltage								
DI10		I/O Pins:								
		with TTL Buffer	Vss		0.15 Vdd	V				
		with Schmitt Trigger Buffer	Vss		0.2 Vdd	V				
DI15		MCLR ⁽²⁾	Vss	_	0.2 Vdd	V				
DI16		OSC1 (XT mode)	Vss	_	0.2 Vdd	V	(Note 4)			
DI17		OSC1 (HS mode)	Vss		0.2 Vdd	V	(Note 4)			
DI18		SDAx, SCLx	Vss		0.3 Vdd	V	SMBus disabled			
							(Note 4)			
DI19		SDAx, SCLx	Vss		0.8	V	SMBus enabled			
							(Note 4)			
	VIH	Input High Voltage								
DI20		I/O Pins not 5V-tolerant(3)	0.65 VDD		VDD	V	(Note 4,6)			
		I/O Pins 5V-tolerant with PMP ⁽⁵⁾	0.25 VDD + 0.8V	—	5.5	V	(Note 4,6)			
		I/O Pins 5V-tolerant ⁽⁵⁾	0.65 Vdd	_	5.5	V				
DI28		SDAx, SCLx	0.65 VDD		5.5	V	SMBus disabled			
							(Note 4,6)			
DI29		SDAx, SCLx	2.1	—	5.5	V	SMBus enabled,			
							$2.3V \le VPIN \le 5.5$			
							(Note 4,6)			
DI30	ICNPU	Change Notification	-	_	-50	μA	VDD = 3.3V, VPIN = VSS			
		Change Netification		50						
0131	ICNPD	Pull-down Current ⁽⁴⁾	_	50	_	μΑ	VDD = 3.3V, VPIN = VDD			

TABLE 32-8: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

- 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
- **3:** Negative current is defined as current sourced by the pin.
- 4: This parameter is characterized, but not tested in manufacturing.
- 5: See the "Device Pin Tables" section for the 5V-tolerant pins.
- 6: The VIH specification is only in relation to externally applied inputs and not with respect to the user-selectable pull-ups. Externally applied high impedance or open drain input signals utilizing the PIC32 internal pullups are guaranteed to be recognized as a logic "high" internally to the PIC32 device, provided that the external load does not exceed the maximum value of ICNPU.
- 7: VIL source < (VSS 0.3). Characterized but not tested.
- 8: VIH source > (VDD + 0.3) for non-5V tolerant pins only.
- **9:** Digital 5V tolerant pins do not have an internal high side diode to VDD, and therefore, cannot tolerate any "positive" input injection current.
- **10:** Injection currents > | 0 | can affect the ADC results by approximately 4 to 6 counts (i.e., VIH Source > (VDD + 0.3) or VIL source < (Vss 0.3)).
- 11: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. If Note 7, IICL = (((Vss 0.3) VIL source) / Rs). If Note 8, IICH = ((IICH source (VDD + 0.3)) / RS). RS = Resistance between input source voltage and device pin. If (Vss 0.3) ≤ VSOURCE ≤ (VDD + 0.3), injection current = 0.

32.2 AC Characteristics and Timing Parameters

The information contained in this section defines PIC32MX5XX/6XX/7XX AC characteristics and timing parameters.

FIGURE 32-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



TABLE 32-16: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Param. No.	Symbol	Characteristics	Min. Typical ⁽¹⁾ Max. Units Conditions				
DO50	Cosco	OSC2 pin	_	_	15	pF	In XT and HS modes when an external crystal is used to drive OSC1
DO56	Сю	All I/O pins and OSC2	_	—	50	pF	In EC mode
DO58	Св	SCLx, SDAx	—	—	400	pF	In I ² C mode

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

FIGURE 32-2: EXTERNAL CLOCK TIMING



64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX
Contact Pitch E		0.50 BSC		
Optional Center Pad Width	W2			7.35
Optional Center Pad Length	T2			7.35
Contact Pad Spacing	C1		8.90	
Contact Pad Spacing	C2		8.90	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			0.85
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2149A

Section Name Update Description 4.0 "Memory Organization" Updated all register tables to include the Virtual Address and All Resets columns. Updated the title of Figure 4-4 to include the PIC32MX575F256L device. Updated the title of Figure 4-6 to include the PIC32MX695F512L and PIC32MX695F512H devices. Also changed PIC32MX795F512L to PIC32MX795F512H. Updated the title of Table 4-3 to include the PIC32MX695F512H device. Updated the title of Table 4-5 to include the PIC32MX575F5256L device. Updated the title of Table 4-6 to include the PIC32MX695F512L device. Reversed the order of Table 4-11 and Table 4-12. Reversed the order of Table 4-14 and Table 4-15. Updated the title of Table 4-15 to include the PIC32MX575F256L and PIC32MX695F512L devices. Updated the title of Table 4-45 to include the PIC32MX575F256L device. Updated the title of Table 4-47 to include the PIC32MX695F512H and PIC32MX695F512L devices. 1.0 "I/O Ports" Updated the second paragraph of **1.1.2** "Digital Inputs" and removed Table 12-1. 22.0 "10-bit Analog-to-Digital Updated the ADC Conversion Clock Period Block Diagram (see Figure 22-2). Converter (ADC)" 1.0 "Special Features" Removed references to the ENVREG pin in 1.3 "On-Chip Voltage Regulator". Updated the first sentence of 1.3.1 "On-Chip Regulator and POR" and 1.3.2 "On-Chip Regulator and BOR". Updated the Connections for the On-Chip Regulator (see Figure 1-2). 1.0 "Electrical Characteristics" Updated the Absolute Maximum Ratings and added Note 3. Added Thermal Packaging Characteristics for the 121-pin XBGA package (see Table 1-3). Updated the Operating Current (IDD) DC Characteristics (see Table 1-5). Updated the Idle Current (IIDLE) DC Characteristics (see Table 1-6). Updated the Power-Down Current (IPD) DC Characteristics (see Table 1-7). Removed Note 1 from the Program Flash Memory Wait State Characteristics (see Table 1-12). Updated the SPIx Module Slave Mode (CKE = 1) Timing Characteristics, changing SP52 to SP35 between the MSb and Bit 14 on SDOx (see Figure 1-13). 1.0 "Packaging Information" Added the 121-pin XBGA package marking information and package details. "Product Identification System" Added the definition for BG (121-lead 10x10x1.1 mm, XBGA). Added the definition for Speed.

TABLE B-1: MAJOR SECTION UPDATES (CONTINUED)

Revision E (July 2010)

Minor corrections were incorporated throughout the document.

Revision F (December 2010)

The revision includes the following global update:

VCAP/VDDCORE has been changed to: VCAP/VCORE

Other major changes are referenced by their respective chapter/section in Table B-4:

TABLE B-4: SECTION UPDATES

Section Name	Update Description
High-Performance, USB, CAN and	Removed the following Analog Feature: FV tolerant input pins
Ethernet 32-bit Flash Microcontrollers	(digital pins only)
	Updated the term LIN 1.2 support as LIN support for the peripheral feature: Six UART modules with: RS-232, RS-485, and LIN support
1.0 "Device Overview"	Updated the value of 64-pin QFN/TQFP pin number for the following pin names: PMA0, PMA1 and ECRSDV
4.0 "Memory Organization"	The following register map tables were updated:
	• Table 4-2:
	 Changed bits 24/8 to I2C5BIF in IFS1
	 Changed bits 24/8-24/10 to SRIPL<2:0> in INTSTAT
	 Changed bits 25/9/-24/8 to U5IS<1:0> in IPC12
	- Added note 2
	Table 4-3 through Table 4-7:
	 Changed bits 24/8-24/10 to SRIPL<2:0> in INTSTAT
	 Changed bits 25/9-24/8 to U5IS<1:0> in IPC12
	• Table 4-3:
	 Changed bits 24/8 to I2C5BIF in IFS1
	- Added note 2
	• Table 4-4:
	 Changed bits 24/8 to I2C5BIF in IFS1
	 Changed bits 24/8 to I2C5BIE in IEC1
	 Added note 2 references
	• Table 4-5:
	 Changed bits 24/8 to I2C5BIF in IFS1
	 Changed bits 24/8 to I2C5BIE in IEC1
	- Added note 2 references
	• Table 4-6:
	 Changed bit 24/8 to I2C5BIF in IFS1
	 Updated the bit value of bit 24/8 as I2C5BIE for the IEC1 register.
	- Added note 2
	• Table 4-7:
	 Changed bit 25/9 to I2C5SIF in IFS1
	- Changed bit 24/8 as I2C5BIF in IFS1
	- Changed bit 25/9 as I2C5SIE in IEC1
	- Changed bit 24/8 as I2C5BIE in IEC1
	- Added note 2 references
	Added note 2 to Table 4-8
	 Updated the All Resets values for the following registers in Table 4-11: I2C3CON, I2C4CON, I2C5CON and I2C1CON.
	 Updated the All Resets values for the I2C2CON register in Table 4-12