

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Details	
Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, Ethernet, I ² C, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	121-TFBGA
Supplier Device Package	121-TFBGA (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx775f512l-80i-bg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

					USB	, Ethe	ernet, a	nd CA	N								
Device	Pins	Program Memory (KB)	Data Memory (KB)	USB	Ethernet	CAN	Timers/Capture/Compare	DMA Channels (Programmable/Dedicated)	UART ^(2,3)	SPI ⁽³⁾	I ² C ⁽³⁾	10-bit 1 Msps ADC (Channels)	Comparators	dSd/dMd	JTAG	Trace	Packages ⁽⁴⁾
PIC32MX764F128H	64	128 + 12 ⁽¹⁾	32	1	1	1	5/5/5	4/8	6	3	4	16	2	Yes	Yes	No	PT, MR
PIC32MX775F256H	64	256 + 12 ⁽¹⁾	64	1	1	2	5/5/5	8/8	6	3	4	16	2	Yes	Yes	No	PT, MR
PIC32MX775F512H	64	512 + 12 ⁽¹⁾	64	1	1	2	5/5/5	8/8	6	3	4	16	2	Yes	Yes	No	PT, MR
PIC32MX795F512H	64	512 + 12 ⁽¹⁾	128	1	1	2	5/5/5	8/8	6	3	4	16	2	Yes	Yes	No	PT, MR
PIC32MX764F128L	100	128 + 12 ⁽¹⁾	32	1	1	1	5/5/5	4/6	6	4	5	16	2	Yes	Yes	Yes	PT, PF, BG
PIC32MX775F256L	100	256 + 12 ⁽¹⁾	64	1	1	2	5/5/5	8/8	6	4	5	16	2	Yes	Yes	Yes	PT, PF, BG
PIC32MX775F512L	100	512 + 12 ⁽¹⁾	64	1	1	2	5/5/5	8/8	6	4	5	16	2	Yes	Yes	Yes	PT, PF, BG
PIC32MX795F512L	100	512 + 12 ⁽¹⁾	128	1	1	2	5/5/5	8/8	6	4	5	16	2	Yes	Yes	Yes	PT, PF, BG, TL
Legend: PF, PT =	TQFF	P MR = C	QFN		BG	G = TF	BGA		TL = \	/TLA	5)						

TABLE 3: PIC32MX7XX USB, ETHERNET, AND CAN FEATURES

Note 1: This device features 12 KB boot Flash memory.

2: CTS and RTS pins may not be available for all UART modules. Refer to the "Device Pin Tables" section for more information.

3: Some pins between the UART, SPI and I²C modules may be shared. Refer to the "Device Pin Tables" section for more information.

4: Refer to Section 34.0 "Packaging Information" for more information.

5: 100-pin devices other than those listed here are available in the VTLA package upon request. Please contact your local Microchip Sales Office for details.

TABLE 12: PIN NAMES FOR USB, ETHERNET, AND CAN DEVICES (CONTINUED)

1	21-PIN TFBGA (BOTTOM VIEW	")	L11								
Not	PIC32MX764F128L L1 A11 PIC32MX775F256L PIC32MX775F512L A11 Note: The TFBGA package skips from row "H" to row "J" and has no "I" row. A1 Pin # Full Pin Name Pin # Full Pin Name										
Pin #	Full Pin Name	Pin #	Full Pin Name								
J3	PGED2/AN7/RB7	K8	Vdd								
J4	AVdd	K9	AETXD1/SCK3/U4TX/U1RTS/CN21/RD15								
J5	AN11/ERXERR/AETXERR/PMA12/RB11	K10	USBID/RF3								
J6	TCK/RA1	K11	SDA3/SDI3/U1RX/RF2								
J7	AN12/ERXD0/AECRS/PMA11/RB12	L1	PGEC2/AN6/OCFA/RB6								
J8	No Connect (NC)	L2	VREF-/CVREF-/AERXD2/PMA7/RA9								
J9	No Connect (NC)	L3	AVss								
J10	SCL3/SDO3/U1TX/RF8	L4	AN9/C2OUT/RB9								
J11	D-/RG3	L5	AN10/CVREFOUT/PMA13/RB10								
K1	PGEC1/AN1/CN3/RB1	L6	AC1TX/SCK4/U5TX/U2RTS/RF13								
K2	PGED1/AN0/CN2/RB0	L7	AN13/ERXD1/AECOL/PMA10/RB13								
K3	VREF+/CVREF+/AERXD3/PMA6/RA10	L8	AN15/ERXD3/AETXD2/OCFB/PMALL/PMA0/CN12/RB15								
K4	AN8/C1OUT/RB8	L9	AETXD0/SS3/U4RX/U1CTS/CN20/RD14								
K5	No Connect (NC)	L10	SDA5/SDI4/U2RX/PMA9/CN17/RF4								
K6	AC1RX/SS4/U5RX/U2CTS/RF12	L11	SCL5/SDO4/U2TX/PMA8/CN18/RF5								
K7	AN14/ERXD2/AETXD3/PMALH/PMA1/RB14										

Note 1: This pin is not available on PIC32MX764F128L devices.

2: Shaded pins are 5V tolerant.

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

2.9 Configuration of Analog and Digital Pins During ICSP Operations

If MPLAB ICD 3 or REAL ICE is selected as a debugger, it automatically initializes all of the Analog-to-Digital input pins (ANx) as "digital" pins by setting all bits in the AD1PCFG register.

The bits in this register that correspond to the Analogto-Digital pins that are initialized by MPLAB ICD 3 or REAL ICE, must not be cleared by the user application firmware; otherwise, communication errors will result between the debugger and the device.

If your application needs to use certain ADC pins as analog input pins during the debug session, the user application must clear the corresponding bits in the AD1PCFG register during initialization of the ADC module.

When MPLAB ICD 3 or REAL ICE is used as a programmer, the user application firmware must correctly configure the AD1PCFG register. Automatic initialization of this register is only done during debugger operation. Failure to correctly configure the register(s) will result in all ADC pins being recognized as analog input pins, resulting in the port value being read as a logic '0', which may affect user application functionality.

2.10 Unused I/Os


Unused I/O pins should not be allowed to float as inputs. They can be configured as outputs and driven to a logic-low state.

Alternatively, inputs can be reserved by connecting the pin to Vss through a 1k to 10k resistor and configuring the pin as an input.

2.11 EMI/EMC/EFT (IEC 61000-4-4 and IEC 61000-4-2) Suppression Considerations

The use of LDO regulators is preferred to reduce overall system noise and provide a cleaner power source. However, when utilizing switching Buck/ Boost regulators as the local power source for PIC32 devices, as well as in electrically noisy environments or test conditions required for IEC 61000-4-4 and IEC 61000-4-2, users should evaluate the use of T-Filters (i.e., L-C-L) on the power pins, as shown in Figure 2-4. In addition to a more stable power source, use of this type of T-Filter can greatly reduce susceptibility to EMI sources and events.

FIGURE 2-4: EMI/EMC/EFT SUPPRESSION CIRCUIT



NOTES:

6.1 Control Registers

TABLE 6-1: RESETS REGISTER MAP

ess		e	Bits										(2)						
Virtual Address (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
Fc00	DCON	31:16	_	—	—	—	_	_	—	_	_	—	—	_	_	_	—	—	0000
F600	RCON	15:0		_	_	_	_	_	CMR	VREGS	EXTR	SWR	_	WDTO	SLEEP	IDLE	BOR	POR	0000
5040	RSWRST	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
F610	RSWRSI	15:0	—			_	_	—	_	—	—	_		_	_	_	_	SWRST	0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

2: Reset values are dependent on the DEVCFGx Configuration bits and the type of Reset.

TABLE 7-6: INTERRUPT REGISTER MAP FOR PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256L, PIC32MX675F512L AND PIC32MX695F512L DEVICES (CONTINUED)

ess										Bi	its														
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets						
10D0	IPC4	31:16	_	—	-		INT4IP<2:0>		INT4IS	S<1:0>	_	—	-		OC4IP<2:0>		OC4IS	6<1:0>	0000						
1000	IPC4	15:0	_	_	_		IC4IP<2:0>		IC4IS	<1:0>	_	_	_		T4IP<2:0>		T4IS-	<1:0>	0000						
4050	IPC5	31:16	—	_	_		SPI1IP<2:0>		SPI1IS	6<1:0>	_	_	_		OC5IP<2:0>		OC5IS	S<1:0>	0000						
10E0	IPC5	15:0	_	_	_		IC5IP<2:0>		IC5IS	<1:0>	-		_		T5IP<2:0>		T5IS-	<1:0>	0000						
		31:16	_	_	_		AD1IP<2:0>		AD1IS	S<1:0>	_	_	_		CNIP<2:0>		CNIS	<1:0>	0000						
10F0	IPC6														U1IP<2:0>		U1IS-	<1:0>							
IUFU	IFCO	15:0	—	—	—	I2C1IP<2:0>		I2C1IP<2:0>		I2C1IP<2:0>		I2C1IS<1:0> -		I2C1IS<1:0> — —		—	SPI3IP<2:0>		SPI3IS	S<1:0>	0000				
														I2C3IP<2:0>		I2C3IS<1:0>									
							U3IP<2:0>		U3IS	<1:0>															
1100	IPC7	31:16	—	—	—		SPI2IP<2:0>		SPI2IS	S<1:0>	—	—	—	(CMP2IP<2:0	>	CMP2I	S<1:0>	0000						
1100	11 07						I2C4IP<2:0>		12C415	S<1:0>															
		15:0	_			(CMP1IP<2:0	>	CMP1I	S<1:0>	_	_		PMPIP<2:0>		PMPIS<1:0>		0000							
		31:16	_			F	RTCCIP<2:0	>	RTCCI	S<1:0>	_	_		FSCMIP<2:0>		FSCMIS<1:0>		0000							
1110	IPC8																				U2IP<2:0>		U2IS-	<1:0>	
1110	11 00	15:0	—	—	—		I2C2IP<2:0>		12C215	6<1:0>	—	—	—		SPI4IP<2:0>		SPI4IS	S<1:0>	0000						
															I2C5IP<2:0>		12C515	S<1:0>							
1120	IPC9	31:16	_	_			DMA3IP<2:0		DMA3I	S<1:0>	_				DMA2IP<2:0		DMA2I	S<1:0>	0000						
1120	11 03	15:0	_	_			DMA1IP<2:0		DMA1I		_				DMA0IP<2:0		DMA0I	S<1:0>	0000						
1130	IPC10	31:16	—	—	—	DI	MA7IP<2:0>	(2)	DMA7IS	i<1:0> ⁽²⁾	—	_	—	D	MA6IP<2:0>	(2)	DMA6IS	<1:0> ⁽²⁾	0000						
1130	11 010	15:0	—	—	—	DI	MA5IP<2:0>	(2)	DMA5IS	i<1:0> ⁽²⁾	_	_	—	D	MA4IP<2:0>	(2)	DMA4IS	<1:0> ⁽²⁾	0000						
1140	IPC11	31:16	—	-	_	_			_				_	_	—		—		0000						
1140	IFCII	15:0	—	—	—	USBIP<2:0>		USBIP<2:0>)> USB		S<1:0>	_	_	—	FCEIP<2:0>		FCEIP<2:0>		FCEIP<2:0>		<1:0>	0000		
1150	IPC12	31:16	_	_	-		U5IP<2:0>		U5IS-	<1:0>	_		-	U6IP<2:0>		U6IS-	<1:0>	0000							
1150	IFUIZ	15:0	_	-	-		U4IP<2:0>		U4IS-	<1:0>					ETHIP<2:0>		ETHIS	i<1:0>	0000						

Legend: x = unknown value on Reset; -- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

2: These bits are not available on PIC32MX664 devices.

3: This register does note have associated CLR, SET, and INV registers.

Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_	_		—	—	—	—
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_	_		—	—	—	—
R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R-0	R/WC-0, HS
STALLE					SOFIE		URSTIF ⁽⁵⁾
STALLIF		RESUMEIR	IULEIF		30717		DETACHIF ⁽⁶⁾
	31/23/15/7 U-0 U-0 U-0 U-0 U-0	31/23/15/7 30/22/14/6 U-0 U-0 — — R/WC-0, HS R/WC-0, HS	31/23/15/7 30/22/14/6 29/21/13/5 U-0 U-0 U-0 — — — R/WC-0, HS R/WC-0, HS R/WC-0, HS	31/23/15/7 30/22/14/6 29/21/13/5 28/20/12/4 U-0 U-0 U-0 U-0 — — — — U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — U-0 U-0 U-0 U-0 — — — — U-0 U-0 U-0 U-0 — — — — R/WC-0, HS R/WC-0, HS R/WC-0, HS R/WC-0, HS	31/23/15/7 30/22/14/6 29/21/13/5 28/20/12/4 27/19/11/3 U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — R/WC-0, HS R/WC-0, HS R/WC-0, HS R/WC-0, HS R/WC-0, HS	31/23/15/7 30/22/14/6 29/21/13/5 28/20/12/4 27/19/11/3 26/18/10/2 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0	31/23/15/7 30/22/14/6 29/21/13/5 28/20/12/4 27/19/11/3 26/18/10/2 25/17/9/1 U-0 U-0

REGISTER 11-6: U1IR: USB INTERRUPT REGISTER

Legend:	WC = Write '1' to clear	HS = Hardware Settable bit
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

- bit 7 **STALLIF:** STALL Handshake Interrupt bit
 - 1 = In Host mode a STALL handshake was received during the handshake phase of the transaction. In Device mode, a STALL handshake was transmitted during the handshake phase of the transaction.
 - 0 = STALL handshake has not been sent
- bit 6 ATTACHIF: Peripheral Attach Interrupt bit⁽¹⁾
 - 1 = Peripheral attachment was detected by the USB module
 - 0 = Peripheral attachment was not detected
- bit 5 **RESUMEIF:** Resume Interrupt bit⁽²⁾
 - 1 =K-State is observed on the D+ or D- pin for 2.5 μ s
 - 0 =K-State is not observed
- bit 4 **IDLEIF:** Idle Detect Interrupt bit
 - 1 = Idle condition detected (constant Idle state of 3 ms or more)
 - 0 = No Idle condition detected
- bit 3 **TRNIF:** Token Processing Complete Interrupt bit⁽³⁾
 - 1 = Processing of current token is complete; a read of the U1STAT register will provide endpoint information
 - 0 = Processing of current token not complete
- bit 2 SOFIF: SOF Token Interrupt bit
 - 1 = SOF token received by the peripheral or the SOF threshold reached by the host
 - 0 = SOF token was not received nor threshold reached
- bit 1 UERRIF: USB Error Condition Interrupt bit⁽⁴⁾
 - 1 = Unmasked error condition has occurred
 - 0 = Unmasked error condition has not occurred
- bit 0 URSTIF: USB Reset Interrupt bit (Device mode)⁽⁵⁾
 - 1 = Valid USB Reset has occurred
 - 0 = No USB Reset has occurred
 - DETACHIF: USB Detach Interrupt bit (Host mode)⁽⁶⁾
 - 1 = Peripheral detachment was detected by the USB module
 - 0 = Peripheral detachment was not detected
- **Note 1:** This bit is only valid if the HOSTEN bit is set (see Register 11-11), there is no activity on the USB for 2.5 μs, and the current bus state is not SE0.
 - **2:** When not in Suspend mode, this interrupt should be disabled.
 - 3: Clearing this bit will cause the STAT FIFO to advance.
 - 4: Only error conditions enabled through the U1EIE register will set this bit.
 - 5: Device mode.
 - 6: Host mode.

REGISTER 11-12: U1ADDR: USB ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
51.24	_	_	-		_	-		—
22:46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16		-						—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	—	_			_			—
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0	LSPDEN			D	EVADDR<6:0	>		

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-8 Unimplemented: Read as '0'

- bit 7 **LSPDEN:** Low-Speed Enable Indicator bit
 - 1 = Next token command to be executed at low-speed
 - 0 = Next token command to be executed at full-speed
- bit 6-0 DEVADDR<6:0>: 7-bit USB Device Address bits

REGISTER 11-13: U1FRML: USB FRAME NUMBER LOW REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31:24	-	-		—				-	
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23.10	-	-		—				-	
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
15:8	_	_	—	—	-	_		_	
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
7:0	FRML<7:0>								

Legend:							
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 31-8 Unimplemented: Read as '0'

bit 7-0 **FRML<7:0>:** 11-bit Frame Number Lower bits The register bits are updated with the current frame number whenever a SOF TOKEN is received.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24		—	-	-	_	_	—	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	_	_	—	_	-	—
15.0	R/W-0	U-0	R/W-0	R/W-0	R-0	U-0	U-0	U-0
15:8	ON ⁽¹⁾	—	SIDL	TWDIS	TWIP	-		—
7.0	R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0
7:0	TGATE	—	TCKPS	S<1:0>	_	TSYNC	TCS	—

REGISTER 13-1: T1CON: TYPE A TIMER CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 31-16 Unimplemented: Read as '0'

- bit 15 **ON:** Timer On bit⁽¹⁾
 - 1 = Timer is enabled 0 = Timer is disabled

bit 14 Unimplemented: Read as '0'

bit 13 **SIDL:** Stop in Idle Mode bit

- 1 = Discontinue operation when device enters Idle mode
- 0 = Continue operation when device is in Idle mode

bit 12 **TWDIS:** Asynchronous Timer Write Disable bit

- 1 = Writes to TMR1 are ignored until pending write operation completes
- 0 = Back-to-back writes are enabled (Legacy Asynchronous Timer functionality)

bit 11 TWIP: Asynchronous Timer Write in Progress bit

In Asynchronous Timer mode:

1 = Asynchronous write to TMR1 register in progress

0 = Asynchronous write to TMR1 register complete

In Synchronous Timer mode:

This bit is read as '0'.

- bit 10-8 **Unimplemented:** Read as '0'
- bit 7 TGATE: Timer Gated Time Accumulation Enable bit

<u>When TCS = 1:</u> This bit is ignored.

When TCS = 0:

- 1 = Gated time accumulation is enabled
- 0 =Gated time accumulation is disabled
- bit 6 Unimplemented: Read as '0'
- bit 5-4 TCKPS<1:0>: Timer Input Clock Prescale Select bits
 - 11 = 1:256 prescale value
 - 10 = 1:64 prescale value
 - 01 = 1:8 prescale value
 - 00 = 1:1 prescale value
- **Note 1:** When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit Bit 3/5 28/20/12/4 27/19/11/3 24		Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24		_	_		_			—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	_	_	-	-	_	—	—
45.0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	0N ⁽¹⁾	_	SIDL	ADRML	JX<1:0>	PMPTTL	PTWREN	PTRDEN
7.0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0	R/W-0
7:0	CSF<1:0> ⁽²⁾		ALP ⁽²⁾	_	CS1P ⁽²⁾		WRSP	RDSP

REGISTER 21-1: PMCON: PARALLEL PORT CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

- bit 15 **ON:** Parallel Master Port Enable bit⁽¹⁾
 - 1 = PMP is enabled
 - 0 = PMP is disabled, no off-chip access performed
- bit 14 Unimplemented: Read as '0'
- bit 13 **SIDL:** Stop in Idle Mode bit
 - 1 = Discontinue module operation when device enters Idle mode
 - 0 = Continue module operation when device enters Idle mode

bit 12-11 ADRMUX<1:0>: Address/Data Multiplexing Selection bits

- 11 = All 16 bits of address are multiplexed on PMD<15:0> pins
- 10 = All 16 bits of address are multiplexed on PMD<7:0> pins
- 01 = Lower 8 bits of address are multiplexed on PMD<7:0> pins, upper bits are on PMA<15:8>
- 00 = Address and data appear on separate pins
- bit 10 **PMPTTL:** PMP Module TTL Input Buffer Select bit
 - 1 = PMP module uses TTL input buffers
 - 0 = PMP module uses Schmitt Trigger input buffer
- bit 9 **PTWREN:** Write Enable Strobe Port Enable bit
 - 1 = PMWR/PMENB port is enabled
 - 0 = PMWR/PMENB port is disabled
- bit 8 **PTRDEN:** Read/Write Strobe Port Enable bit
 - 1 = PMRD/PMWR port is enabled
 - 0 = PMRD/PMWR port is disabled
- bit 7-6 CSF<1:0>: Chip Select Function bits⁽²⁾
 - 11 = Reserved
 - 10 = PMCS2 and PMCS1 function as Chip Select
 - 01 = PMCS2 functions as Chip Select, PMCS1 functions as address bit 14
 - 00 = PMCS2 and PMCS1 function as address bits 15 and $14^{(2)}$
- bit 5 ALP: Address Latch Polarity bit⁽²⁾
 - 1 = Active-high (PMALL and PMALH)
 - $0 = \text{Active-low} (\overline{\text{PMALL}} \text{ and } \overline{\text{PMALH}})$
- bit 4 Unimplemented: Read as '0'
 - **Note 1:** When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON control bit.
 - 2: These bits have no effect when their corresponding pins are used as address lines.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31:24		—	_		—	—	—	—		
00.40	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
23:16		MONT	H10<3:0>			MONTH01<3:0>				
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
15:8		DAY	10<1:0>		DAY01<3:0>					
7.0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x		
7:0		_	_		WDAY01<3:0>					

REGISTER 22-6: ALRMDATE: ALARM DATE VALUE REGISTER

Legend:

Logona.				1
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'	I
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-24 Unimplemented: Read as '0'

bit 23-20 MONTH10<3:0>: Binary Coded Decimal value of months bits, 10 digits; contains a value from 0 to 1

bit 19-16 MONTH01<3:0>: Binary Coded Decimal value of months bits, 1 digit; contains a value from 0 to 9

bit 15-12 DAY10<3:0>: Binary Coded Decimal value of days bits, 10 digits; contains a value from 0 to 3

bit 11-8 DAY01<3:0>: Binary Coded Decimal value of days bits, 1 digit; contains a value from 0 to 9

bit 7-4 Unimplemented: Read as '0'

bit 3-0 WDAY01<3:0>: Binary Coded Decimal value of weekdays bits, 1 digit; contains a value from 0 to 6

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
31.24	FLTEN23	MSEL2	3<1:0>		F	SEL23<4:0>	•			
22:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23:16	FLTEN22	MSEL2	2<1:0>	FSEL22<4:0>						
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
10.0	FLTEN21	MSEL2	21<1:0>		F	SEL21<4:0>	•			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0	FLTEN20	MSEL2	20<1:0>	FSEL20<4:0>						

REGISTER 24-15: CIFLTCON5: CAN FILTER CONTROL REGISTER 5

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit (31	FLTEN23: Filter 23 Enable bit 1 = Filter is enabled 0 = Filter is disabled
bit (30-29	MSEL23<1:0>: Filter 23 Mask Select bits 11 = Acceptance Mask 3 selected 10 = Acceptance Mask 2 selected 01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected
bit 2	28-24	<pre>FSEL23<4:0>: FIFO Selection bits 11111 = Message matching filter is stored in FIFO buffer 31 11110 = Message matching filter is stored in FIFO buffer 30 00001 = Message matching filter is stored in FIFO buffer 1</pre>
bit 2	23	00000 = Message matching filter is stored in FIFO buffer 0 FLTEN22: Filter 22 Enable bit 1 = Filter is enabled 0 = Filter is disabled
bit 2	22-21	MSEL22<1:0>: Filter 22 Mask Select bits 11 = Acceptance Mask 3 selected 10 = Acceptance Mask 2 selected 01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected
bit 2	20-16	FSEL22<4:0>: FIFO Selection bits 11111 = Message matching filter is stored in FIFO buffer 31 11110 = Message matching filter is stored in FIFO buffer 30 00001 = Message matching filter is stored in FIFO buffer 1 00000 = Message matching filter is stored in FIFO buffer 0
	otor	The hite in this register can only be madified if the correspond

Note: The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

REGISTER 24-20: CiFIFOCONn: CAN FIFO CONTROL REGISTER 'n' (n = 0 THROUGH 31)

- bit 6 TXABAT: Message Aborted bit⁽²⁾ 1 = Message was aborted 0 = Message completed successfully bit 5 TXLARB: Message Lost Arbitration bit⁽³⁾ 1 = Message lost arbitration while being sent 0 = Message did not lose arbitration while being sent TXERR: Error Detected During Transmission bit⁽³⁾ bit 4 1 = A bus error occured while the message was being sent 0 = A bus error did not occur while the message was being sent bit 3 **TXREQ:** Message Send Request TXEN = 1: (FIFO configured as a Transmit FIFO) Setting this bit to '1' requests sending a message. The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to '0' while set ('1') will request a message abort. TXEN = 0: (FIFO configured as a receive FIFO) This bit has no effect. bit 2 RTREN: Auto RTR Enable bit 1 = When a remote transmit is received, TXREQ will be set 0 = When a remote transmit is received, TXREQ will be unaffected bit 1-0 TXPR<1:0>: Message Transmit Priority bits 11 = Highest message priority 10 = High intermediate message priority 01 = Low intermediate message priority 00 = Lowest message priority Note 1: These bits can only be modified when the CAN module is in Configuration mode (OPMOD<2:0> bits (CiCON<23:21>) = 100).
 - 2: This bit is updated when a message completes (or aborts) or when the FIFO is reset.
 - 3: This bit is reset on any read of this register or when the FIFO is reset.

26.1 Control Registers

TABLE 26-1: COMPARATOR REGISTER MAP

ess		6	Bits												6				
Virtual Address (BF80_#)	Virtual Addr (BF80_#) Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
4.000	014001	31:16	_	_	-	_	-	_	_	-	-	—	—	—	-	-	—	-	0000
A000	CM1CON	15:0	ON	COE	CPOL	—	_	_	_	COUT	EVPO	L<1:0>	_	CREF	_	_	CCH	<1:0>	00C3
A010	CM2CON	31:16	_	_	_	_	_	_		_	_	—	—	—			—	_	0000
AUTU	CIVIZCON	15:0	ON	COE	CPOL	-	-	-		COUT	EVPO	L<1:0>	—	CREF			CCH	<1:0>	00C3
A060	CMSTAT	31:16		-	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
A060	CIVISTAT	15:0		_	SIDL	-		_				_	_	_			C2OUT	C10UT	0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—	—	—	—	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10			_		—	_		
15.0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-1
15:8	0N ⁽¹⁾	—	—	—	—	VREFSEL ⁽²⁾	BGSEL	<1:0> (2)
7:0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0	_	CVROE	CVRR	CVRSS	CVR<3:0>			

REGISTER 27-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

Legend:

0					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 31-16 Unimplemented: Read as '0'

ON: Comparator Voltage Reference On bit⁽¹⁾ bit 15 Setting or clearing this bit does not affect the other bits in this register. 1 = Module is enabled0 = Module is disabled and does not consume current bit 14-11 Unimplemented: Read as '0' VREFSEL: Voltage Reference Select bit⁽²⁾ bit 10 1 = CVREF = VREF+0 = CVREF is generated by the resistor network BGSEL<1:0>: Band Gap Reference Source bits⁽²⁾ bit 9-8 11 = IVRFF = VRFF+10 = Reserved 01 = IVREF = 0.6V (nominal, default)

- 00 = IVREF = 1.2V (nominal)
- bit 7 Unimplemented: Read as '0'
- bit 6 **CVROE:** CVREFOUT Enable bit
 - 1 = Voltage level is output on CVREFOUT pin
 - 0 = Voltage level is disconnected from CVREFOUT pin

bit 5 **CVRR:** CVREF Range Selection bit

- 1 = 0 to 0.625 CVRSRC, with CVRSRC/24 step size
- 0 = 0.25 CVRSRC to 0.719 CVRSRC, with CVRSRC/32 step size

bit 4 **CVRSS:** CVREF Source Selection bit

- 1 = Comparator voltage reference source, CVRSRC = (VREF+) (VREF-)0 = Comparator voltage reference source, CVRSRC = AVDD - AVSS **CVR<3:0>:** CVREF Value Selection $0 \le CVR<3:0> \le 15$ bits
- bit 3-0 When CVRR = 1: $CVREF = (CVR < 3:0 > /24) \bullet (CVRSRC)$ When CVRR = 0: $CVREF = 1/4 \bullet (CVRSRC) + (CVR<3:0>/32) \bullet (CVRSRC)$
 - Note 1: When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
 - 2: These bits are not available on PIC32MX575/675/775/795 devices. On these devices, the reset value for CVRON is '0000'.

REGISTER 29-3: DEVCFG2: DEVICE CONFIGURATION WORD 2 (CONTINUED)

- bit 2-0 **FPLLIDIV<2:0>:** PLL Input Divider bits
 - 111 = 12x divider
 - 110 = 10x divider
 - 101 = 6x divider
 - 100 = 5x divider
 - 011 = 4x divider
 - 010 = 3x divider
 - 001 = 2x divider
 - 000 = 1x divider

31.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

31.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent[®] and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika[®]




FIGURE 32-10: SPIX MODULE MASTER MODE (CKE = 0) TIMING CHARACTERISTICS

TABLE 32-28: SPIx MASTER MODE (CKE = 0) TIMING REQUIREMENTS

АС СНА	ARACTERIST	TICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +105^\circ C \mbox{ for V-Temp} \end{array}$								
Param. No. Symbol		Characteristics ⁽¹⁾	Min.	Typical ⁽²⁾	Max.	Units	Conditions				
SP10	TscL	SCKx Output Low Time ⁽³⁾	Tsck/2	_	_	ns	—				
SP11	TscH	SCKx Output High Time ⁽³⁾	Tsck/2	_		ns	—				
SP20	TscF	SCKx Output Fall Time ⁽⁴⁾	_	_		ns	See parameter DO32				
SP21	TscR	SCKx Output Rise Time ⁽⁴⁾	—	_		ns	See parameter DO31				
SP30	TDOF	SDOx Data Output Fall Time ⁽⁴⁾	—	_	_	ns	See parameter DO32				
SP31	TDOR	SDOx Data Output Rise Time ⁽⁴⁾	—	—	_	ns	See parameter DO31				
SP35	TscH2doV,	SDOx Data Output Valid after	—	—	15	ns	VDD > 2.7V				
	TscL2doV	SCKx Edge	_	—	20	ns	VDD < 2.7V				
SP40	TDIV2SCH, TDIV2SCL	Setup Time of SDIx Data Input to SCKx Edge	10	—	_	ns	—				
SP41	TSCH2DIL, TSCL2DIL	Hold Time of SDIx Data Input to SCKx Edge	10	—	—	ns	—				

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: The minimum clock period for SCKx is 40 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.

Oscillator Configuration	95
Output Compare	185
Ρ	
Packaging	401
Details	
Marking	401
Parallel Master Port (PMP)	211
PIC32 Family USB Interface Diagram	134
PICkit 3 In-Circuit Debugger/Programmer	
Pinout I/O Descriptions (table)	26
Power-on Reset (POR)	
and On-Chip Voltage Regulator	343
Power-Saving Features	331
CPU Halted Methods	331
Operation	331
with CPU Running	331
Prefetch Cache	101
Program Flash Memory	
Wait State Characteristics	363

R

Real-Time Clock and Calendar (RTCC)	.221
Register Maps 55	-283
Registers	
AD1CHS (ADC Input Select)	. 239
AD1CON1 (ADC Control 1)	. 235
AD1CON2 (ADC Control 2)	
AD1CON3 (ADC Control 3)	
AD1CSSL (ADC Input Scan Select)	. 240
ALRMDATE (Alarm Date Value)	. 230
ALRMTIME (Alarm Time Value)	. 229
BMXBOOTSZ (Boot Flash (IFM) Size)	61
BMXCON (Bus Matrix Configuration)	56
BMXDKPBA (Data RAM Kernel Program	
Base Address)	57
BMXDRMSZ (Data RAM Size)	60
BMXDUDBA (Data RAM User Data Base Address)	58
BMXDUPBA (Data RAM User Program	
Base Address)	59
BMXPFMSZ (Program Flash (PFM) Size)	61
BMXPUPBA (Program Flash (PFM) User Program	
Base Address)	60
CHEACC (Cache Access)	. 104
CHECON (Cache Control)	. 103
CHEHIT (Cache Hit Statistics)	. 109
CHELRU (Cache LRU)	. 108
CHEMIS (Cache Miss Statistics)	. 109
CHEMSK (Cache TAG Mask)	. 106
CHETAG (Cache TAG)	. 105
CHEW0 (Cache Word 0)	. 106
CHEW1 (Cache Word 1)	. 107
CHEW2 (Cache Word 2)	. 107
CHEW3 (Cache Word 3)	
CiCFG (CAN Baud Rate Configuration)	. 248
CiCON (CAN Module Control)	.246
CiFIFOBA (CAN Message Buffer Base Address)	.273
CiFIFOCINn (CAN Module Message Index Register 278	[.] 'n')
CiFIFOCONn (CAN FIFO Control Register 'n')	.274
CiFIFOINTn (CAN FIFO Interrupt Register 'n')	
CiFIFOUAn (CAN FIFO User Address Register 'n').	
CiFLTCON0 (CAN Filter Control 0)	
CiFLTCON1 (CAN Filter Control 1)	
CiFLTCON2 (CAN Filter Control 2)	
CiFLTCON3 (CAN Filter Control 3)	

CiFLTCON4 (CAN Filter Control 4)	
CiFLTCON5 (CAN Filter Control 5)	266
CiFLTCON6 (CAN Filter Control 6)	
CiFLTCON7 (CAN Filter Control 7)	270
CiFSTAT (CAN FIFO Status)	
CiINT (CAN Interrupt)	255
	250
CiRXFn (CAN Acceptance Filter 'n')	
CiRXMn (CAN Acceptance Filter Mask 'n')	
CiRXOVF (CAN Receive FIFO Overflow Status)	
CiTMR (CAN Timer)	254
CiTREC (CAN Transmit/Receive Error Count)	253
CiVEC (CAN Interrupt Code)	252
CMSTAT (Comparator Control Register)	
CMxCON (Comparator 'x' Control)	
CNCON (Change Notice Control)	
CVRCON (Comparator Voltage Reference Control)	
DCHxCON (DMA Channel 'x' Control)	
DCHxCPTR (DMA Channel 'x' Cell Pointer)	
DCHxCSIZ (DMA Channel 'x' Cell-Size)	131
DCHxDAT (DMA Channel 'x' Pattern Data)	132
DCHxDPTR (Channel 'x' Destination Pointer)	
DCHxDSA (DMA Channel 'x' Destination	
Start Address)	120
DCHxDSIZ (DMA Channel 'x' Destination Size)	
DCHxECON (DMA Channel 'x' Event Control)	
DCHxINT (DMA Channel 'x' Interrupt Control)	
DCHxSPTR (DMA Channel 'x' Source Pointer)	
DCHxSSA (DMA Channel 'x' Source Start Address)	128
DCHxSSIZ (DMA Channel 'x' Source Size)	129
DCRCCON (DMA CRC Control)	
DCRCDATA (DMA CRC Data)	
DCRCXOR (DMA CRCXOR Enable)	
DDPCON (Debug Data Port Control)	
DEVCFG0 (Device Configuration Word 0	335
DEVCFG0 (Device Configuration Word 0 DEVCFG1 (Device Configuration Word 1	335 337
DEVCFG0 (Device Configuration Word 0 DEVCFG1 (Device Configuration Word 1 DEVCFG2 (Device Configuration Word 2	335 337 339
DEVCFG0 (Device Configuration Word 0 DEVCFG1 (Device Configuration Word 1	335 337 339
DEVCFG0 (Device Configuration Word 0 DEVCFG1 (Device Configuration Word 1 DEVCFG2 (Device Configuration Word 2 DEVCFG3 (Device Configuration Word 3	335 337 339 341
DEVCFG0 (Device Configuration Word 0 DEVCFG1 (Device Configuration Word 1 DEVCFG2 (Device Configuration Word 2 DEVCFG3 (Device Configuration Word 3 DEVID (Device and Revision ID)	335 337 339 341 342
DEVCFG0 (Device Configuration Word 0 DEVCFG1 (Device Configuration Word 1 DEVCFG2 (Device Configuration Word 2 DEVCFG3 (Device Configuration Word 3 DEVID (Device and Revision ID) DMAADDR (DMA Address)	335 337 339 341 342 120
DEVCFG0 (Device Configuration Word 0 DEVCFG1 (Device Configuration Word 1 DEVCFG2 (Device Configuration Word 2 DEVCFG3 (Device Configuration Word 3 DEVID (Device and Revision ID) DMAADDR (DMA Address) DMACON (DMA Controller Control)	335 337 339 341 342 120 119
DEVCFG0 (Device Configuration Word 0 DEVCFG1 (Device Configuration Word 1 DEVCFG2 (Device Configuration Word 2 DEVCFG3 (Device Configuration Word 3 DEVID (Device and Revision ID) DMAADDR (DMA Address) DMACON (DMA Controller Control) DMASTAT (DMA Status)	335 337 339 341 342 120 119 120
DEVCFG0 (Device Configuration Word 0 DEVCFG1 (Device Configuration Word 1 DEVCFG2 (Device Configuration Word 2 DEVCFG3 (Device Configuration Word 3 DEVID (Device and Revision ID) DMAADDR (DMA Address) DMACON (DMA Controller Control) DMASTAT (DMA Status) EMAC1CFG1 (Ethernet Controller MAC Configuration	335 337 339 341 342 120 119 120
DEVCFG0 (Device Configuration Word 0 DEVCFG1 (Device Configuration Word 1 DEVCFG2 (Device Configuration Word 2 DEVCFG3 (Device Configuration Word 3 DEVID (Device and Revision ID) DMAADDR (DMA Address) DMACON (DMA Controller Control) DMASTAT (DMA Status) EMAC1CFG1 (Ethernet Controller MAC Configuration 306	335 337 341 342 120 119 120 n 1)
DEVCFG0 (Device Configuration Word 0 DEVCFG1 (Device Configuration Word 1 DEVCFG2 (Device Configuration Word 2 DEVCFG3 (Device Configuration Word 3 DEVID (Device and Revision ID) DMAADDR (DMA Address) DMACON (DMA Controller Control) DMASTAT (DMA Status) EMAC1CFG1 (Ethernet Controller MAC Configuration 306 EMAC1CFG2 (Ethernet Controller MAC Configuration	335 337 341 342 120 119 120 n 1)
DEVCFG0 (Device Configuration Word 0 DEVCFG1 (Device Configuration Word 1 DEVCFG2 (Device Configuration Word 2 DEVCFG3 (Device Configuration Word 3 DEVID (Device and Revision ID) DMAADDR (DMA Address) DMACON (DMA Controller Control) DMASTAT (DMA Status) EMAC1CFG1 (Ethernet Controller MAC Configuration 306 EMAC1CFG2 (Ethernet Controller MAC Configuration 307	335 337 341 342 120 119 120 on 1) on 2)
DEVCFG0 (Device Configuration Word 0 DEVCFG1 (Device Configuration Word 1 DEVCFG2 (Device Configuration Word 2 DEVCFG3 (Device Configuration Word 3 DEVID (Device and Revision ID) DMAADDR (DMA Address) DMACON (DMA Controller Control) DMASTAT (DMA Status) EMAC1CFG1 (Ethernet Controller MAC Configuration 306 EMAC1CFG2 (Ethernet Controller MAC Configuration	335 337 341 342 120 119 120 on 1) on 2)
DEVCFG0 (Device Configuration Word 0 DEVCFG1 (Device Configuration Word 1 DEVCFG2 (Device Configuration Word 2 DEVCFG3 (Device Configuration Word 3 DEVID (Device and Revision ID) DMAADDR (DMA Address) DMACON (DMA Controller Control) DMASTAT (DMA Status) EMAC1CFG1 (Ethernet Controller MAC Configuration 306 EMAC1CFG2 (Ethernet Controller MAC Configuration 307 EMAC1CLRT (Ethernet Controller MAC Collision M dow/Retry Limit)	335 337 339 341 342 120 119 120 0n 1) 0n 2) <i>V</i> in- 311
DEVCFG0 (Device Configuration Word 0 DEVCFG1 (Device Configuration Word 1 DEVCFG2 (Device Configuration Word 2 DEVCFG3 (Device Configuration Word 3 DEVID (Device and Revision ID) DMAADDR (DMA Address) DMACON (DMA Controller Control) DMASTAT (DMA Status) EMAC1CFG1 (Ethernet Controller MAC Configuration 306 EMAC1CFG2 (Ethernet Controller MAC Configuration 307 EMAC1CLRT (Ethernet Controller MAC Collision M dow/Retry Limit)	335 337 339 341 342 120 119 120 0n 1) 0n 2) <i>V</i> in- 311
 DEVCFG0 (Device Configuration Word 0	335 337 339 341 342 120 119 120 on 1) on 2) Win- 311 <-to-
 DEVCFG0 (Device Configuration Word 0	335 337 339 341 342 120 119 120 on 1) on 2) Win- 311 <-to- 310
 DEVCFG0 (Device Configuration Word 0 DEVCFG1 (Device Configuration Word 1 DEVCFG2 (Device Configuration Word 2 DEVCFG3 (Device Configuration Word 3 DEVID (Device and Revision ID) DMAADDR (DMA Address) DMACON (DMA Controller Control) DMASTAT (DMA Status) EMAC1CFG1 (Ethernet Controller MAC Configuration 306 EMAC1CFG2 (Ethernet Controller MAC Configuration 307 EMAC1CLRT (Ethernet Controller MAC Collision Macow/Retry Limit) EMAC1IPGR (Ethernet Controller MAC Non-Back Interpacket Gap) EMAC1IPGT (Ethernet Controller MAC Back-to-Back 	3355 337 339 341 342 120 119 120 on 1) on 2) Win- 311 <-to- 310 k In-
 DEVCFG0 (Device Configuration Word 0	3355 337 339 341 342 120 119 120 on 1) on 2) Win- 311 <-to- 310 k In- 309
 DEVCFG0 (Device Configuration Word 0	3355 337 339 341 342 120 119 120 on 1) 0n 2) Win- 311 k-to- 310 k In- 309 age-
 DEVCFG0 (Device Configuration Word 0	3355 337 339 341 342 120 119 120 on 1) 20 on 2) Win- 311 k-to- 310 k In- 309 age- 317
 DEVCFG0 (Device Configuration Word 0	335 337 339 341 342 120 119 120 on 1) on 2) Win- 311 <-to- 310 k In- 309 age- 317 num
 DEVCFG0 (Device Configuration Word 0	335 337 339 341 342 120 119 120 on 1) 20 0 n 2) Win- 311 <-to- 310 k In- 309 age- 317 num 312
 DEVCFG0 (Device Configuration Word 0	335 337 339 341 342 120 119 120 on 1) 20 0 n 2) Win- 311 <-to- 310 k In- 309 age- 317 num 312
 DEVCFG0 (Device Configuration Word 0	335 337 339 341 342 120 119 120 on 1) 20 0 119 120 on 2) Win- 311 k-to- 310 k In- 309 age- 317 num 312 age-
 DEVCFG0 (Device Configuration Word 0	335 337 339 341 342 120 119 120 on 1) 20 0 119 120 on 2) 311 k-to- 310 k In- 310 k In- 309 age- 317 num 312 age- 315
 DEVCFG0 (Device Configuration Word 0	335 337 339 341 342 120 119 120 m 1) m 2) Win- 310 k In- 310 k In- 317 mum 312 age- 315 age-
 DEVCFG0 (Device Configuration Word 0	335 337 339 341 342 120 119 120 on 1) on 2) Win- 311 <-to- 310 k In- 310 k In- 312 age- 315 age- 316
 DEVCFG0 (Device Configuration Word 0	335 337 339 341 342 120 119 120 on 1) on 2) Win- 311 <-to- 310 k In- 312 age- 315 age- 316 age- 316
 DEVCFG0 (Device Configuration Word 0	335 337 339 341 342 120 119 120 on 1) 311 (<to- 310 k ln- 312 317 num 32ge- 317 312 32gage- 316 age- 319</to-
 DEVCFG0 (Device Configuration Word 0	335 337 339 341 342 120 119 120 on 1) 311 (<to- 310 k In- 312 317 num 32 315 325 316 age- 319 329 319 329 319 329 319 320 310 311 320 310 310 310 310 310 310 310 310 310 31</to-
 DEVCFG0 (Device Configuration Word 0	335 337 339 341 342 120 119 120 on 1) 311 (<to- 310 k ln- 312 317 age- 315 age- 318 319 age- 319 age- 318</to-
 DEVCFG0 (Device Configuration Word 0	335 337 339 341 342 120 119 120 on 1) 311 (<to- 310 k In- 310 k In- 312 315 342 315 342 315 342 315 342 319 342 319 342 319 341 342 317 347 347 347 347 347 347 347 347 347 34</to-
 DEVCFG0 (Device Configuration Word 0	335 337 339 341 342 120 119 120 on 1) 311 (<to- 310 k In- 310 k In- 312 315 342 315 342 315 342 315 342 319 342 319 342 319 341 342 317 347 347 347 347 347 347 347 347 347 34</to-