



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                                 |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                                          |
| Core Processor             | MIPS32® M4K™                                                                                                                                                                    |
| Core Size                  | 32-Bit Single-Core                                                                                                                                                              |
| Speed                      | 80MHz                                                                                                                                                                           |
| Connectivity               | CANbus, Ethernet, I <sup>2</sup> C, SPI, UART/USART, USB OTG                                                                                                                    |
| Peripherals                | Brown-out Detect/Reset, DMA, POR, PWM, WDT                                                                                                                                      |
| Number of I/O              | 85                                                                                                                                                                              |
| Program Memory Size        | 512KB (512K x 8)                                                                                                                                                                |
| Program Memory Type        | FLASH                                                                                                                                                                           |
| EEPROM Size                | -                                                                                                                                                                               |
| RAM Size                   | 128K x 8                                                                                                                                                                        |
| Voltage - Supply (Vcc/Vdd) | 2.3V ~ 3.6V                                                                                                                                                                     |
| Data Converters            | A/D 16x10b                                                                                                                                                                      |
| Oscillator Type            | Internal                                                                                                                                                                        |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                               |
| Mounting Type              | Surface Mount                                                                                                                                                                   |
| Package / Case             | 100-TQFP                                                                                                                                                                        |
| Supplier Device Package    | 100-TQFP (14x14)                                                                                                                                                                |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic32mx795f512l-80i-pf">https://www.e-xfl.com/product-detail/microchip-technology/pic32mx795f512l-80i-pf</a> |

# PIC32MX5XX/6XX/7XX

**TABLE 11: PIN NAMES FOR USB AND ETHERNET DEVICES**

| 121-PIN TFBGA (BOTTOM VIEW)                                                                                                    |                                 | L11   |                                                              |
|--------------------------------------------------------------------------------------------------------------------------------|---------------------------------|-------|--------------------------------------------------------------|
| <b>PIC32MX664F064L</b><br><b>PIC32MX664F128L</b><br><b>PIC32MX675F256L</b><br><b>PIC32MX675F512L</b><br><b>PIC32MX695F512L</b> |                                 | L1    | A11                                                          |
| <b>Note:</b> The TFBGA package skips from row “H” to row “J” and has no “I” row.                                               |                                 | A1    |                                                              |
| Pin #                                                                                                                          | Full Pin Name                   | Pin # | Full Pin Name                                                |
| A1                                                                                                                             | PMD4/RE4                        | E2    | T4CK/RC3                                                     |
| A2                                                                                                                             | PMD3/RE3                        | E3    | ECOL/SCK2/U6TX/U3RTS/PMA5/CN8/RG6                            |
| A3                                                                                                                             | TRD0/RG13                       | E4    | T3CK/RC2                                                     |
| A4                                                                                                                             | PMD0/RE0                        | E5    | VDD                                                          |
| A5                                                                                                                             | PMD8/RG0                        | E6    | ETXERR/PMD9/RG1                                              |
| A6                                                                                                                             | ETXD0/PMD10/RF1                 | E7    | VSS                                                          |
| A7                                                                                                                             | VDD                             | E8    | AETXEN/SDA1/INT4/RA15                                        |
| A8                                                                                                                             | VSS                             | E9    | RTCC/EMDIO/AEMDIO/IC1/RD8                                    |
| A9                                                                                                                             | ETXD2/IC5/PMD12/RD12            | E10   | SS1/IC2/RD9                                                  |
| A10                                                                                                                            | OC3/RD2                         | E11   | AETXCLK/SCL1/INT3/RA14                                       |
| A11                                                                                                                            | OC2/RD1                         | F1    | MCLR                                                         |
| B1                                                                                                                             | No Connect (NC)                 | F2    | ERXDV/AERXDV/ECRSDV/AECRSDV//SCL4/SDO2/U3TX/PMA3/CN10/RG8    |
| B2                                                                                                                             | AERXERR/RG15                    | F3    | ERXCLK/AERXCLK/EREFCLK/AEREFCLK/SS2/U6RX/U3CTS/PMA2/CN11/RG9 |
| B3                                                                                                                             | PMD2/RE2                        | F4    | ECRS/SDA4/SDI2/U3RX/PMA4/CN9/RG7                             |
| B4                                                                                                                             | PMD1/RE1                        | F5    | VSS                                                          |
| B5                                                                                                                             | TRD3/RA7                        | F6    | No Connect (NC)                                              |
| B6                                                                                                                             | ETXD1/PMD11/RF0                 | F7    | No Connect (NC)                                              |
| B7                                                                                                                             | VCAP                            | F8    | VDD                                                          |
| B8                                                                                                                             | PMRD/CN14/RD5                   | F9    | OSC1/CLKI/RC12                                               |
| B9                                                                                                                             | OC4/RD3                         | F10   | VSS                                                          |
| B10                                                                                                                            | VSS                             | F11   | OSC2/CLKO/RC15                                               |
| B11                                                                                                                            | SOSCO/T1CK/CN0/RC14             | G1    | AERXD0/INT1/RE8                                              |
| C1                                                                                                                             | PMD6/RE6                        | G2    | AERXD1/INT2/RE9                                              |
| C2                                                                                                                             | VDD                             | G3    | TMS/RA0                                                      |
| C3                                                                                                                             | TRD1/RG12                       | G4    | No Connect (NC)                                              |
| C4                                                                                                                             | TRD2/RG14                       | G5    | VDD                                                          |
| C5                                                                                                                             | TRCLK/RA6                       | G6    | VSS                                                          |
| C6                                                                                                                             | No Connect (NC)                 | G7    | VSS                                                          |
| C7                                                                                                                             | ETXCLK/PMD15/CN16/RD7           | G8    | No Connect (NC)                                              |
| C8                                                                                                                             | OC5/PMWR/CN13/RD4               | G9    | TDO/RA5                                                      |
| C9                                                                                                                             | VDD                             | G10   | SDA2/RA3                                                     |
| C10                                                                                                                            | SOSCI/CN1/RC13                  | G11   | TDI/RA4                                                      |
| C11                                                                                                                            | EMDC/AEMDC/IC4/PMCS1/PMA14/RD11 | H1    | AN5/C1IN+/VBUSON/CN7/RB5                                     |
| D1                                                                                                                             | T2CK/RC1                        | H2    | AN4/C1IN-/CN6/RB4                                            |
| D2                                                                                                                             | PMD7/RE7                        | H3    | VSS                                                          |
| D3                                                                                                                             | PMD5/RE5                        | H4    | VDD                                                          |
| D4                                                                                                                             | VSS                             | H5    | No Connect (NC)                                              |
| D5                                                                                                                             | VSS                             | H6    | VDD                                                          |
| D6                                                                                                                             | No Connect (NC)                 | H7    | No Connect (NC)                                              |
| D7                                                                                                                             | ETXEN/PMD14/CN15/RD6            | H8    | VBUS                                                         |
| D8                                                                                                                             | ETXD3/PMD13/CN19/RD13           | H9    | VUSB3V3                                                      |
| D9                                                                                                                             | SDO1/OC1/INT0/RD0               | H10   | D+/RG2                                                       |
| D10                                                                                                                            | No Connect (NC)                 | H11   | SCL2/RA2                                                     |
| D11                                                                                                                            | SCK1/IC3/PMCS2/PMA15/RD10       | J1    | AN3/C2IN+/CN5/RB3                                            |
| E1                                                                                                                             | T5CK/SDI1/RC4                   | J2    | AN2/C2IN-/CN4/RB2                                            |

**Note 1:** Shaded pins are 5V tolerant.

## 4.0 MEMORY ORGANIZATION

**Note:** This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. For detailed information, refer to **Section 3. “Memory Organization”** (DS60001115) in the *“PIC32 Family Reference Manual”*, which is available from the Microchip web site ([www.microchip.com/PIC32](http://www.microchip.com/PIC32)).

PIC32MX5XX/6XX/7XX microcontrollers provide 4 GB of unified virtual memory address space. All memory regions, including program, data memory, SFRs and Configuration registers, reside in this address space at their respective unique addresses. The program and data memories can be optionally partitioned into user and kernel memories. In addition, the data memory can be made executable, allowing PIC32MX5XX/6XX/7XX devices to execute from data memory.

Key features include:

- 32-bit native data width
- Separate User (KUSEG) and Kernel (KSEG0/KSEG1) mode address space
- Flexible program Flash memory partitioning
- Flexible data RAM partitioning for data and program space
- Separate boot Flash memory for protected code
- Robust bus exception handling to intercept runaway code
- Simple memory mapping with Fixed Mapping Translation (FMT) unit
- Cacheable (KSEG0) and non-cacheable (KSEG1) address regions

## 4.1 Memory Layout

PIC32MX5XX/6XX/7XX microcontrollers implement two address schemes: virtual and physical. All hardware resources, such as program memory, data memory and peripherals, are located at their respective physical addresses. Virtual addresses are exclusively used by the CPU to fetch and execute instructions as well as access peripherals. Physical addresses are used by bus master peripherals, such as DMA and the Flash controller, that access memory independently of the CPU.

The memory maps for the PIC32MX5XX/6XX/7XX devices are illustrated in Figure 4-1 through Figure 4-6. Table 4-1 provides memory map information for the Special Function Registers (SFRs).

## 5.0 FLASH PROGRAM MEMORY

**Note:** This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 5. “Flash Program Memory”** (DS60001121) in the *“PIC32 Family Reference Manual”*, which is available from the Microchip web site ([www.microchip.com/PIC32](http://www.microchip.com/PIC32)).

PIC32MX5XX/6XX/7XX devices contain an internal Flash program memory for executing user code. There are three methods by which the user can program this memory:

- Run-Time Self-Programming (RTSP)
- EJTAG Programming
- In-Circuit Serial Programming™ (ICSP™)

RTSP is performed by software executing from either Flash or RAM memory. Information about RTSP techniques is available in **Section 5. “Flash Program Memory”** (DS60001121) in the *“PIC32 Family Reference Manual”*.

EJTAG is performed using the EJTAG port of the device and an EJTAG capable programmer.

ICSP is performed using a serial data connection to the device and allows much faster programming times than RTSP.

The EJTAG and ICSP methods are described in the *“PIC32 Flash Programming Specification”* (DS60001145), which can be downloaded from the Microchip web site.

**Note:** For PIC32MX5XX/6XX/7XX devices, the Flash page size is 4 KB and the row size is 512 bytes (1024 IW and 128 IW, respectively).

# 5.1 Control Registers

TABLE 5-1: FLASH CONTROLLER REGISTER MAP

| Virtual Address<br>(BF80_#) | Register<br>Name       | Bit Range | Bits             |       |       |        |         |       |      |      |      |      |      |            |      |      |      | All Resets |
|-----------------------------|------------------------|-----------|------------------|-------|-------|--------|---------|-------|------|------|------|------|------|------------|------|------|------|------------|
|                             |                        |           | 31/15            | 30/14 | 29/13 | 28/12  | 27/11   | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4       | 19/3 | 18/2 | 17/1 |            |
| F400                        | NVMCON <sup>(1)</sup>  | 31:16     | —                | —     | —     | —      | —       | —     | —    | —    | —    | —    | —    | —          | —    | —    | —    | 0000       |
|                             |                        | 15:0      | WR               | WREN  | WRERR | LVDERR | LVDSTAT | —     | —    | —    | —    | —    | —    | NVMOP<3:0> |      |      |      | 0000       |
| F410                        | NVMKEY                 | 31:16     | NVMKEY<31:0>     |       |       |        |         |       |      |      |      |      |      |            |      |      |      | 0000       |
|                             |                        | 15:0      |                  |       |       |        |         |       |      |      |      |      |      |            |      |      |      | 0000       |
| F420                        | NVMADDR <sup>(1)</sup> | 31:16     | NVMADDR<31:0>    |       |       |        |         |       |      |      |      |      |      |            |      |      |      | 0000       |
|                             |                        | 15:0      |                  |       |       |        |         |       |      |      |      |      |      |            |      |      |      | 0000       |
| F430                        | NVMDATA                | 31:16     | NVMDATA<31:0>    |       |       |        |         |       |      |      |      |      |      |            |      |      |      | 0000       |
|                             |                        | 15:0      |                  |       |       |        |         |       |      |      |      |      |      |            |      |      |      | 0000       |
| F440                        | NVMSRC<br>ADDR         | 31:16     | NVMSRCADDR<31:0> |       |       |        |         |       |      |      |      |      |      |            |      |      |      | 0000       |
|                             |                        | 15:0      |                  |       |       |        |         |       |      |      |      |      |      |            |      |      |      | 0000       |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.  
**Note 1:** This register has corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 “CLR, SET and INV Registers” for more information.

## REGISTER 5-1: NVMCON: PROGRAMMING CONTROL REGISTER

| Bit Range  | Bit 31/23/15/7  | Bit 30/22/14/6 | Bit 29/21/13/5                  | Bit 28/20/12/4                   | Bit 27/19/11/3                     | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|------------|-----------------|----------------|---------------------------------|----------------------------------|------------------------------------|----------------|---------------|---------------|
| 31:24      | U-0<br>—        | U-0<br>—       | U-0<br>—                        | U-0<br>—                         | U-0<br>—                           | U-0<br>—       | U-0<br>—      | U-0<br>—      |
| 23:16      | U-0<br>—        | U-0<br>—       | U-0<br>—                        | U-0<br>—                         | U-0<br>—                           | U-0<br>—       | U-0<br>—      | U-0<br>—      |
| 15:8       | R/W-0, HC<br>WR | R/W-0<br>WREN  | R-0, HS<br>WRERR <sup>(1)</sup> | R-0, HS<br>LVDERR <sup>(1)</sup> | R-0, HSC<br>LVDSTAT <sup>(1)</sup> | U-0<br>—       | U-0<br>—      | U-0<br>—      |
| 7:0        | U-0<br>—        | U-0<br>—       | U-0<br>—                        | U-0<br>—                         | R/W-0                              | R/W-0          | R/W-0         | R/W-0         |
| NVMOP<3:0> |                 |                |                                 |                                  |                                    |                |               |               |

|                   |                                    |                                   |
|-------------------|------------------------------------|-----------------------------------|
| <b>Legend:</b>    | U = Unimplemented bit, read as '0' | HSC = Set and Cleared by hardware |
| R = Readable bit  | W = Writable bit                   | HS = Set by hardware              |
| -n = Value at POR | '1' = Bit is set                   | '0' = Bit is cleared              |
|                   |                                    | x = Bit is unknown                |

bit 31-16 **Unimplemented:** Read as '0'

bit 15 **WR:** Write Control bit

This bit is writable when WREN = 1 and the unlock sequence is followed.

1 = Initiate a Flash operation. Hardware clears this bit when the operation completes

0 = Flash operation complete or inactive

bit 14 **WREN:** Write Enable bit

1 = Enable writes to WR bit and enables LVD circuit

0 = Disable writes to WR bit and disables LVD circuit

**Note:** This is the only bit in this register that is reset by a device Reset.

bit 13 **WRERR:** Write Error bit<sup>(1)</sup>

This bit is read-only and is automatically set by hardware.

1 = Program or erase sequence did not complete successfully

0 = Program or erase sequence completed normally

bit 12 **LVDERR:** Low-Voltage Detect Error bit (LVD circuit must be enabled)<sup>(1)</sup>

This bit is read-only and is automatically set by hardware.

1 = Low-voltage detected (possible data corruption, if WRERR is set)

0 = Voltage level is acceptable for programming

bit 11 **LVDSTAT:** Low-Voltage Detect Status bit (LVD circuit must be enabled)<sup>(1)</sup>

This bit is read-only and is automatically set, and cleared, by hardware.

1 = Low-voltage event is active

0 = Low-voltage event is not active

bit 10-4 **Unimplemented:** Read as '0'

bit 3-0 **NVMOP<3:0>:** NVM Operation bits

These bits are writable when WREN = 0.

1111 = Reserved

•  
•  
•

0111 = Reserved

0110 = No operation

0101 = Program Flash (PFM) erase operation: erases PFM if all pages are not write-protected

0100 = Page erase operation: erases page selected by NVMADDR if it is not write-protected

0011 = Row program operation: programs row selected by NVMADDR if it is not write-protected

0010 = No operation

0001 = Word program operation: programs word selected by NVMADDR if it is not write-protected

0000 = No operation

**Note 1:** This bit is cleared by setting NVMOP == 0000b, and initiating a Flash operation (i.e., WR).

# PIC32MX5XX/6XX/7XX

**TABLE 7-1: INTERRUPT IRQ, VECTOR AND BIT LOCATION (CONTINUED)**

| Interrupt Source <sup>(1)</sup>   | IRQ Number | Vector Number | Interrupt Bit Location |          |              |              |
|-----------------------------------|------------|---------------|------------------------|----------|--------------|--------------|
|                                   |            |               | Flag                   | Enable   | Priority     | Sub-Priority |
| IC3E – Input Capture 3 Error      | 63         | 13            | IFS1<31>               | IEC1<31> | IPC3<12:10>  | IPC3<9:8>    |
| IC4E – Input Capture 4 Error      | 64         | 17            | IFS2<0>                | IEC2<0>  | IPC4<12:10>  | IPC4<9:8>    |
| IC5E – Input Capture 5 Error      | 65         | 21            | IFS2<1>                | IEC2<1>  | IPC5<12:10>  | IPC5<9:8>    |
| PMPE – Parallel Master Port Error | 66         | 28            | IFS2<2>                | IEC2<2>  | IPC7<4:2>    | IPC7<1:0>    |
| U4E – UART4 Error                 | 67         | 49            | IFS2<3>                | IEC2<3>  | IPC12<12:10> | IPC12<9:8>   |
| U4RX – UART4 Receiver             | 68         | 49            | IFS2<4>                | IEC2<4>  | IPC12<12:10> | IPC12<9:8>   |
| U4TX – UART4 Transmitter          | 69         | 49            | IFS2<5>                | IEC2<5>  | IPC12<12:10> | IPC12<9:8>   |
| U6E – UART6 Error                 | 70         | 50            | IFS2<6>                | IEC2<6>  | IPC12<20:18> | IPC12<17:16> |
| U6RX – UART6 Receiver             | 71         | 50            | IFS2<7>                | IEC2<7>  | IPC12<20:18> | IPC12<17:16> |
| U6TX – UART6 Transmitter          | 72         | 50            | IFS2<8>                | IEC2<8>  | IPC12<20:18> | IPC12<17:16> |
| U5E – UART5 Error                 | 73         | 51            | IFS2<9>                | IEC2<9>  | IPC12<28:26> | IPC12<25:24> |
| U5RX – UART5 Receiver             | 74         | 51            | IFS2<10>               | IEC2<10> | IPC12<28:26> | IPC12<25:24> |
| U5TX – UART5 Transmitter          | 75         | 51            | IFS2<11>               | IEC2<11> | IPC12<28:26> | IPC12<25:24> |
| (Reserved)                        | —          | —             | —                      | —        | —            | —            |
| Lowest Natural Order Priority     |            |               |                        |          |              |              |

**Note 1:** Not all interrupt sources are available on all devices. See **TABLE 1: “PIC32MX5XX USB and CAN Features”**, **TABLE 2: “PIC32MX6XX USB and Ethernet Features”** and **TABLE 3: “PIC32MX7XX USB, Ethernet, and CAN Features”** for the list of available peripherals.

# PIC32MX5XX/6XX/7XX

## REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)

bit 18-16 **PLLMULT<2:0>**: Phase-Locked Loop (PLL) Multiplier bits

- 111 = Clock is multiplied by 24
- 110 = Clock is multiplied by 21
- 101 = Clock is multiplied by 20
- 100 = Clock is multiplied by 19
- 011 = Clock is multiplied by 18
- 010 = Clock is multiplied by 17
- 001 = Clock is multiplied by 16
- 000 = Clock is multiplied by 15

bit 15 **Unimplemented**: Read as '0'

bit 14-12 **COSC<2:0>**: Current Oscillator Selection bits

- 111 = Internal Fast RC (FRC) Oscillator divided by OSCCON<FRCDIV> bits
- 110 = Internal Fast RC (FRC) Oscillator divided by 16
- 101 = Internal Low-Power RC (LPRC) Oscillator
- 100 = Secondary Oscillator (Sosc)
- 011 = Primary Oscillator (Posc) with PLL module (XTPLL, HSPLL or ECPLL)
- 010 = Primary Oscillator (Posc) (XT, HS or EC)
- 001 = Internal Fast RC Oscillator with PLL module via Postscaler (FRCPLL)
- 000 = Internal Fast RC (FRC) Oscillator

bit 11 **Unimplemented**: Read as '0'

bit 10-8 **NOSC<2:0>**: New Oscillator Selection bits

- 111 = Internal Fast RC Oscillator (FRC) divided by OSCCON<FRCDIV> bits
- 110 = Internal Fast RC Oscillator (FRC) divided by 16
- 101 = Internal Low-Power RC (LPRC) Oscillator
- 100 = Secondary Oscillator (Sosc)
- 011 = Primary Oscillator with PLL module (XTPLL, HSPLL or ECPLL)
- 010 = Primary Oscillator (XT, HS or EC)
- 001 = Internal Fast Internal RC Oscillator with PLL module via Postscaler (FRCPLL)
- 000 = Internal Fast Internal RC Oscillator (FRC)

On Reset, these bits are set to the value of the FNOSC Configuration bits (DEVCFG1<2:0>).

bit 7 **CLKLOCK**: Clock Selection Lock Enable bit

If clock switching and monitoring is disabled (FCKSM<1:0> = 1x):

- 1 = Clock and PLL selections are locked
- 0 = Clock and PLL selections are not locked and may be modified

If clock switching and monitoring is enabled (FCKSM<1:0> = 0x):

Clock and PLL selections are never locked and may be modified.

bit 6 **ULOCK**: USB PLL Lock Status bit

- 1 = Indicates that the USB PLL module is in lock or USB PLL module start-up timer is satisfied
- 0 = Indicates that the USB PLL module is out of lock or USB PLL module start-up timer is in progress or USB PLL is disabled

bit 5 **SLOCK**: PLL Lock Status bit

- 1 = PLL module is in lock or PLL module start-up timer is satisfied
- 0 = PLL module is out of lock, PLL start-up timer is running or PLL is disabled

bit 4 **SLPEN**: Sleep Mode Enable bit

- 1 = Device will enter Sleep mode when a WAIT instruction is executed
- 0 = Device will enter Idle mode when a WAIT instruction is executed

bit 3 **CF**: Clock Fail Detect bit

- 1 = FSCM has detected a clock failure
- 0 = No clock failure has been detected

**Note:** Writes to this register require an unlock sequence. Refer to **Section 6. "Oscillator"** (DS60001112) in the *"PIC32 Family Reference Manual"* for details.



## 9.2 Control Registers

**TABLE 9-1: PREFETCH REGISTER MAP**

| Virtual Address<br>(BF88_#) | Register<br>Name        | Bit Range | Bits           |       |       |       |       |           |      |               |             |      |             |             |        |            |       |        | All Resets |      |      |
|-----------------------------|-------------------------|-----------|----------------|-------|-------|-------|-------|-----------|------|---------------|-------------|------|-------------|-------------|--------|------------|-------|--------|------------|------|------|
|                             |                         |           | 31/15          | 30/14 | 29/13 | 28/12 | 27/11 | 26/10     | 25/9 | 24/8          | 23/7        | 22/6 | 21/5        | 20/4        | 19/3   | 18/2       | 17/1  | 16/0   |            |      |      |
| 4000                        | CHECON <sup>(1,2)</sup> | 31:16     | —              | —     | —     | —     | —     | —         | —    | —             | —           | —    | —           | —           | —      | —          | —     | CHECOH | 0000       |      |      |
|                             |                         | 15:0      | —              | —     | —     | —     | —     | DCSZ<1:0> |      |               | —           | —    | PREFEN<1:0> |             | —      | PFMWS<2:0> |       |        | 0007       |      |      |
| 4010                        | CHEACC <sup>(1)</sup>   | 31:16     | CHEWEN         | —     | —     | —     | —     | —         | —    | —             | —           | —    | —           | —           | —      | —          | —     | —      | 0000       |      |      |
|                             |                         | 15:0      | —              | —     | —     | —     | —     | —         | —    | —             | —           | —    | —           | CHEIDX<3:0> |        |            |       |        | 0000       |      |      |
| 4020                        | CHETAG <sup>(1)</sup>   | 31:16     | LTAGBOOT       | —     | —     | —     | —     | —         | —    | —             | LTAG<23:16> |      |             |             |        |            |       |        |            |      | 00xx |
|                             |                         | 15:0      | LTAG<15:4>     |       |       |       |       |           |      |               |             |      |             |             | LVALID | LLOCK      | LTYPE | —      | xxx2       |      |      |
| 4030                        | CHEMSK <sup>(1)</sup>   | 31:16     | —              | —     | —     | —     | —     | —         | —    | —             | —           | —    | —           | —           | —      | —          | —     | —      | 0000       |      |      |
|                             |                         | 15:0      | LMASK<15:5>    |       |       |       |       |           |      |               |             |      |             | —           | —      | —          | —     | —      | 0000       |      |      |
| 4040                        | CHEW0                   | 31:16     | CHEW0<31:0>    |       |       |       |       |           |      |               |             |      |             |             |        |            |       |        | xxxx       |      |      |
|                             |                         | 15:0      |                |       |       |       |       |           |      |               |             |      |             |             |        |            |       |        | xxxx       |      |      |
| 4050                        | CHEW1                   | 31:16     | CHEW1<31:0>    |       |       |       |       |           |      |               |             |      |             |             |        |            |       |        | xxxx       |      |      |
|                             |                         | 15:0      |                |       |       |       |       |           |      |               |             |      |             |             |        |            |       |        | xxxx       |      |      |
| 4060                        | CHEW2                   | 31:16     | CHEW2<31:0>    |       |       |       |       |           |      |               |             |      |             |             |        |            |       |        | xxxx       |      |      |
|                             |                         | 15:0      |                |       |       |       |       |           |      |               |             |      |             |             |        |            |       |        | xxxx       |      |      |
| 4070                        | CHEW3                   | 31:16     | CHEW3<31:0>    |       |       |       |       |           |      |               |             |      |             |             |        |            |       |        | xxxx       |      |      |
|                             |                         | 15:0      |                |       |       |       |       |           |      |               |             |      |             |             |        |            |       |        | xxxx       |      |      |
| 4080                        | CHELRU                  | 31:16     | —              | —     | —     | —     | —     | —         | —    | CHELRU<24:16> |             |      |             |             |        |            |       |        |            | 0000 |      |
|                             |                         | 15:0      | CHELRU<15:0>   |       |       |       |       |           |      |               |             |      |             |             |        |            |       |        | 0000       |      |      |
| 4090                        | CHEHIT                  | 31:16     | CHEHIT<31:0>   |       |       |       |       |           |      |               |             |      |             |             |        |            |       |        | xxxx       |      |      |
|                             |                         | 15:0      |                |       |       |       |       |           |      |               |             |      |             |             |        |            |       |        | xxxx       |      |      |
| 40A0                        | CHEMIS                  | 31:16     | CHEMIS<31:0>   |       |       |       |       |           |      |               |             |      |             |             |        |            |       |        | xxxx       |      |      |
|                             |                         | 15:0      |                |       |       |       |       |           |      |               |             |      |             |             |        |            |       |        | xxxx       |      |      |
| 40C0                        | CHEPFABT                | 31:16     | CHEPFABT<31:0> |       |       |       |       |           |      |               |             |      |             |             |        |            |       |        | xxxx       |      |      |
|                             |                         | 15:0      |                |       |       |       |       |           |      |               |             |      |             |             |        |            |       |        | xxxx       |      |      |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note** 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See **Section 12.1.1 "CLR, SET and INV Registers"** for more information.  
 2: Reset value is dependent on DEVCFGx configuration.

## REGISTER 9-1: CHECON: CACHE CONTROL REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5       | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2      | Bit 25/17/9/1      | Bit 24/16/8/0   |
|-----------|----------------|----------------|----------------------|----------------|----------------|---------------------|--------------------|-----------------|
| 31:24     | U-0<br>—       | U-0<br>—       | U-0<br>—             | U-0<br>—       | U-0<br>—       | U-0<br>—            | U-0<br>—           | U-0<br>—        |
| 23:16     | U-0<br>—       | U-0<br>—       | U-0<br>—             | U-0<br>—       | U-0<br>—       | U-0<br>—            | U-0<br>—           | R/W-0<br>CHECOH |
| 15:8      | U-0<br>—       | U-0<br>—       | U-0<br>—             | U-0<br>—       | U-0<br>—       | U-0<br>—            | R/W-0<br>DCSZ<1:0> | R/W-0           |
| 7:0       | U-0<br>—       | U-0<br>—       | R/W-0<br>PREFEN<1:0> | R/W-0          | U-0<br>—       | R/W-1<br>PFMWS<2:0> | R/W-1              | R/W-1           |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-17 **Unimplemented:** Write '0'; ignore read

bit 16 **CHECOH:** Cache Coherency Setting on a PFM Program Cycle bit

1 = Invalidate all data and instruction lines

0 = Invalidate all data lines and instruction lines that are not locked

bit 15-10 **Unimplemented:** Write '0'; ignore read

bit 9-8 **DCSZ<1:0>:** Data Cache Size in Lines bits

Changing these bits causes all lines to be reinitialized to the "invalid" state.

11 = Enable data caching with a size of 4 lines

10 = Enable data caching with a size of 2 lines

01 = Enable data caching with a size of 1 line

00 = Disable data caching

bit 7-6 **Unimplemented:** Write '0'; ignore read

bit 5-4 **PREFEN<1:0>:** Predictive Prefetch Enable bits

11 = Enable predictive prefetch for both cacheable and non-cacheable regions

10 = Enable predictive prefetch only for non-cacheable regions

01 = Enable predictive prefetch only for cacheable regions

00 = Disable predictive prefetch

bit 3 **Unimplemented:** Write '0'; ignore read

bit 2-0 **PFMWS<2:0>:** PFM Access Time Defined in Terms of SYSLK Wait States bits

111 = Seven Wait states

110 = Six Wait states

101 = Five Wait states

100 = Four Wait states

011 = Three Wait states

010 = Two Wait states

001 = One Wait state

000 = Zero Wait state

## REGISTER 10-1: DMACON: DMA CONTROLLER CONTROL REGISTER

| Bit Range | Bit 31/23/15/7    | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|-------------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | U-0               | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —                 | —              | —              | —              | —              | —              | —             | —             |
| 23:16     | U-0               | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —                 | —              | —              | —              | —              | —              | —             | —             |
| 15:8      | R/W-0             | U-0            | U-0            | R/W-0          | R/W-0          | U-0            | U-0           | U-0           |
|           | ON <sup>(1)</sup> | —              | —              | SUSPEND        | DMABUSY        | —              | —             | —             |
| 7:0       | U-0               | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —                 | —              | —              | —              | —              | —              | —             | —             |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-16 **Unimplemented:** Read as '0'

bit 15 **ON:** DMA On bit<sup>(1)</sup>

1 = DMA module is enabled

0 = DMA module is disabled

bit 14-13 **Unimplemented:** Read as '0'

bit 12 **SUSPEND:** DMA Suspend bit

1 = DMA transfers are suspended to allow CPU uninterrupted access to data bus

0 = DMA operates normally

bit 11 **DMABUSY:** DMA Module Busy bit

1 = DMA module is active

0 = DMA module is disabled and not actively transferring data

bit 10-0 **Unimplemented:** Read as '0'

**Note 1:** When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

## 11.0 USB ON-THE-GO (OTG)

**Note:** This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 27. “USB On-The-Go (OTG)”** (DS60001126) in the *“PIC32 Family Reference Manual”*, which is available from the Microchip web site ([www.microchip.com/PIC32](http://www.microchip.com/PIC32)).

The Universal Serial Bus (USB) module contains analog and digital components to provide a USB 2.0 full-speed and low-speed embedded Host, full-speed Device or OTG implementation with a minimum of external components. This module in Host mode is intended for use as an embedded host and therefore does not implement a UHCI or OHCI controller.

The USB module consists of the clock generator, the USB voltage comparators, the transceiver, the Serial Interface Engine (SIE), a dedicated USB DMA controller, pull-up and pull-down resistors, and the register interface. A block diagram of the PIC32 USB OTG module is presented in Figure 11-1.

The clock generator provides the 48 MHz clock required for USB full-speed and low-speed communication. The voltage comparators monitor the voltage on the VBUS pin to determine the state of the bus. The transceiver provides the analog translation between the USB bus and the digital logic. The SIE is a state machine that transfers data to and from the endpoint buffers and generates the hardware protocol for data transfers. The USB DMA controller transfers data between the data buffers in RAM and the SIE. The integrated pull-up and pull-down resistors eliminate the need for external signaling components. The register interface allows the CPU to configure and communicate with the module.

The USB module includes the following features:

- USB Full-speed support for host and device
- Low-speed host support
- USB OTG support
- Integrated signaling resistors
- Integrated analog comparators for VBUS monitoring
- Integrated USB transceiver
- Transaction handshaking performed by hardware
- Endpoint buffering anywhere in system RAM
- Integrated DMA to access system RAM and Flash

**Note:** The implementation and use of the USB specifications, as well as other third party specifications or technologies, may require licensing; including, but not limited to, USB Implementers Forum, Inc. (also referred to as USB-IF). The user is fully responsible for investigating and satisfying any applicable licensing obligations.

## 11.1 Control Registers

**TABLE 11-1: USB REGISTER MAP**

| Virtual Address<br>(BF88_#) | Register<br>Name <sup>(1)</sup> | Bit Range | Bits  |       |       |       |       |       |      |      |                           |                    |                   |          |         |          |                 |                | All Resets |
|-----------------------------|---------------------------------|-----------|-------|-------|-------|-------|-------|-------|------|------|---------------------------|--------------------|-------------------|----------|---------|----------|-----------------|----------------|------------|
|                             |                                 |           | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7                      | 22/6               | 21/5              | 20/4     | 19/3    | 18/2     | 17/1            | 16/0           |            |
| 5040                        | U1OTGIR <sup>(2)</sup>          | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —                         | —                  | —                 | —        | —       | —        | —               | —              | 0000       |
|                             |                                 | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | IDIF                      | T1MSECIF           | LSTATEIF          | ACTVIF   | SESVDIF | SESENDIF | —               | VBUSVDIF       | 0000       |
| 5050                        | U1OTGIE                         | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —                         | —                  | —                 | —        | —       | —        | —               | —              | 0000       |
|                             |                                 | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | IDIE                      | T1MSECIE           | LSTATEIE          | ACTVIE   | SESVDIE | SESENDIE | —               | VBUSVDIE       | 0000       |
| 5060                        | U1OTGSTAT <sup>(3)</sup>        | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —                         | —                  | —                 | —        | —       | —        | —               | —              | 0000       |
|                             |                                 | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | ID                        | —                  | LSTATE            | —        | SESVD   | SESEND   | —               | VBUSVD         | 0000       |
| 5070                        | U1OTGCON                        | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —                         | —                  | —                 | —        | —       | —        | —               | —              | 0000       |
|                             |                                 | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | DPPULUP                   | DMPULUP            | DPPULDWN          | DMPULDWN | VBUSON  | OTGEN    | VBUSCHG         | VBUSDIS        | 0000       |
| 5080                        | U1PWRC                          | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —                         | —                  | —                 | —        | —       | —        | —               | —              | 0000       |
|                             |                                 | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | UACTPND <sup>(4)</sup>    | —                  | —                 | USLPGRD  | USBBUSY | —        | USUSPEND        | USBPWR         | 0000       |
| 5200                        | U1IR <sup>(2)</sup>             | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —                         | —                  | —                 | —        | —       | —        | —               | —              | 0000       |
|                             |                                 | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | STALLIF                   | ATTACHIF           | RESUMEIF          | IDLEIF   | TRNIF   | SOFIF    | UERRIF          | URSTIF         | 0000       |
| 5210                        | U1IE                            | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —                         | —                  | —                 | —        | —       | —        | —               | —              | 0000       |
|                             |                                 | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | STALLIE                   | ATTACHIE           | RESUMEIE          | IDLEIE   | TRNIE   | SOFIE    | UERRIE          | URSTIE         | 0000       |
| 5220                        | U1EIR <sup>(2)</sup>            | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —                         | —                  | —                 | —        | —       | —        | —               | —              | 0000       |
|                             |                                 | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | BTSEF                     | BMXEF              | DMAEF             | BTOEF    | DFN8EF  | CRC16EF  | CRC5EF<br>EOFEF | PIDEF          | 0000       |
| 5230                        | U1EIE                           | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —                         | —                  | —                 | —        | —       | —        | —               | —              | 0000       |
|                             |                                 | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | BTSEE                     | BMXEE              | DMAEE             | BTOEE    | DFN8EE  | CRC16EE  | CRC5EE<br>EOFEE | PIDEE          | 0000       |
| 5240                        | U1STAT <sup>(3)</sup>           | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —                         | —                  | —                 | —        | —       | —        | —               | —              | 0000       |
|                             |                                 | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | ENDPT<3:0> <sup>(4)</sup> |                    |                   |          | DIR     | PPBI     | —               | —              | 0000       |
| 5250                        | U1CON                           | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —                         | —                  | —                 | —        | —       | —        | —               | —              | 0000       |
|                             |                                 | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | JSTATE <sup>(4)</sup>     | SE0 <sup>(4)</sup> | PKTDIS<br>TOKBUSY | USBRST   | HOSTEN  | RESUME   | PPBRST          | USBEN<br>SOFEN | 0000       |
| 5260                        | U1ADDR                          | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —                         | —                  | —                 | —        | —       | —        | —               | —              | 0000       |
|                             |                                 | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | LSPDEN                    | DEVADDR<6:0>       |                   |          |         |          |                 |                | 0000       |
| 5270                        | U1BDTP1                         | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —                         | —                  | —                 | —        | —       | —        | —               | —              | 0000       |
|                             |                                 | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | BDTPTRL<7:1>              |                    |                   |          |         |          |                 | —              | 0000       |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

- Note**
- 1: All registers in this table (except as noted) have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC respectively. See **Section 12.1.1 "CLR, SET and INV Registers"** for more information.
  - 2: This register does not have associated SET and INV registers.
  - 3: This register does not have associated CLR, SET and INV registers.
  - 4: Reset value for this bit is undefined.

## REGISTER 11-21: U1EP0-U1EP15: USB ENDPOINT CONTROL REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 23:16     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 15:8      | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 7:0       | R/W-0          | R/W-0          | U-0            | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | LSPD           | RETRYDIS       | —              | EPCONDIS       | EPRXEN         | EPTXEN         | EPSTALL       | EPHSHK        |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-8 **Unimplemented:** Read as '0'

bit 7 **LSPD:** Low-Speed Direct Connection Enable bit (Host mode and U1EP0 only)

1 = Direct connection to a low-speed device enabled

0 = Direct connection to a low-speed device disabled; hub required with PRE\_PID

bit 6 **RETRYDIS:** Retry Disable bit (Host mode and U1EP0 only)

1 = Retry NACK'd transactions disabled

0 = Retry NACK'd transactions enabled; retry done in hardware

bit 5 **Unimplemented:** Read as '0'

bit 4 **EPCONDIS:** Bidirectional Endpoint Control bit

If EPTXEN = 1 and EPRXEN = 1:

1 = Disable Endpoint 'n' from control transfers; only TX and RX transfers are allowed

0 = Enable Endpoint 'n' for control (SETUP) transfers; TX and RX transfers are also allowed

Otherwise, this bit is ignored.

bit 3 **EPRXEN:** Endpoint Receive Enable bit

1 = Endpoint 'n' receive is enabled

0 = Endpoint 'n' receive is disabled

bit 2 **EPTXEN:** Endpoint Transmit Enable bit

1 = Endpoint 'n' transmit is enabled

0 = Endpoint 'n' transmit is disabled

bit 1 **EPSTALL:** Endpoint Stall Status bit

1 = Endpoint 'n' was stalled

0 = Endpoint 'n' was not stalled

bit 0 **EPHSHK:** Endpoint Handshake Enable bit

1 = Endpoint Handshake is enabled

0 = Endpoint Handshake is disabled (typically used for isochronous endpoints)

## 12.2 Control Registers

**TABLE 12-1: PORTA REGISTER MAP FOR PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L, PIC32MX575F256L, PIC32MX575F512L, PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256L, PIC32MX675F512L, PIC32MX695F512L, PIC32MX764F128L, PIC32MX775F256L, PIC32MX775F512L AND PIC32MX795F512L DEVICES**

| Virtual Address<br>(BF88_#) | Register<br>Name(1) | Bit Range | Bits    |         |       |       |       |         |        |      |        |        |        |        |        |        |        |        | All Resets |
|-----------------------------|---------------------|-----------|---------|---------|-------|-------|-------|---------|--------|------|--------|--------|--------|--------|--------|--------|--------|--------|------------|
|                             |                     |           | 31/15   | 30/14   | 29/13 | 28/12 | 27/11 | 26/10   | 25/9   | 24/8 | 23/7   | 22/6   | 21/5   | 20/4   | 19/3   | 18/2   | 17/1   | 16/0   |            |
| 6000                        | TRISA               | 31:16     | —       | —       | —     | —     | —     | —       | —      | —    | —      | —      | —      | —      | —      | —      | —      | —      | 0000       |
|                             |                     | 15:0      | TRISA15 | TRISA14 | —     | —     | —     | TRISA10 | TRISA9 | —    | TRISA7 | TRISA6 | TRISA5 | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | C6FF       |
| 6010                        | PORTA               | 31:16     | —       | —       | —     | —     | —     | —       | —      | —    | —      | —      | —      | —      | —      | —      | —      | —      | 0000       |
|                             |                     | 15:0      | RA15    | RA14    | —     | —     | —     | RA10    | RA9    | —    | RA7    | RA6    | RA5    | RA4    | RA3    | RA2    | RA1    | RA0    | xxxx       |
| 6020                        | LATA                | 31:16     | —       | —       | —     | —     | —     | —       | —      | —    | —      | —      | —      | —      | —      | —      | —      | —      | 0000       |
|                             |                     | 15:0      | LATA15  | LATA14  | —     | —     | —     | LATA10  | LATA9  | —    | LATA7  | LATA6  | LATA5  | LATA4  | LATA3  | LATA2  | LATA1  | LATA0  | xxxx       |
| 6030                        | ODCA                | 31:16     | —       | —       | —     | —     | —     | —       | —      | —    | —      | —      | —      | —      | —      | —      | —      | —      | 0000       |
|                             |                     | 15:0      | ODCA15  | ODCA14  | —     | —     | —     | ODCA10  | ODCA9  | —    | ODCA7  | ODCA6  | ODCA5  | ODCA4  | ODCA3  | ODCA2  | ODCA1  | ODCA0  | 0000       |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note 1:** All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 “CLR, SET and INV Registers” for more information.

**TABLE 12-2: PORTB REGISTER MAP**

| Virtual Address<br>(BF88_#) | Register<br>Name(1) | Bit Range | Bits    |         |         |         |         |         |        |        |        |        |        |        |        |        |        |        | All Resets |
|-----------------------------|---------------------|-----------|---------|---------|---------|---------|---------|---------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|------------|
|                             |                     |           | 31/15   | 30/14   | 29/13   | 28/12   | 27/11   | 26/10   | 25/9   | 24/8   | 23/7   | 22/6   | 21/5   | 20/4   | 19/3   | 18/2   | 17/1   | 16/0   |            |
| 6040                        | TRISB               | 31:16     | —       | —       | —       | —       | —       | —       | —      | —      | —      | —      | —      | —      | —      | —      | —      | —      | 0000       |
|                             |                     | 15:0      | TRISB15 | TRISB14 | TRISB13 | TRISB12 | TRISB11 | TRISB10 | TRISB9 | TRISB8 | TRISB7 | TRISB6 | TRISB5 | TRISB4 | TRISB3 | TRISB2 | TRISB1 | TRISB0 | FFFF       |
| 6050                        | PORTB               | 31:16     | —       | —       | —       | —       | —       | —       | —      | —      | —      | —      | —      | —      | —      | —      | —      | —      | 0000       |
|                             |                     | 15:0      | RB15    | RB14    | RB13    | RB12    | RB11    | RB10    | RB9    | RB8    | RB7    | RB6    | RB5    | RB4    | RB3    | RB2    | RB1    | RB0    | xxxx       |
| 6060                        | LATB                | 31:16     | —       | —       | —       | —       | —       | —       | —      | —      | —      | —      | —      | —      | —      | —      | —      | —      | 0000       |
|                             |                     | 15:0      | LATB15  | LATB14  | LATB13  | LATB12  | LATB11  | LATB10  | LATB9  | LATB8  | LATB7  | LATB6  | LATB5  | LATB4  | LATB3  | LATB2  | LATB1  | LATB0  | xxxx       |
| 6070                        | ODCB                | 31:16     | —       | —       | —       | —       | —       | —       | —      | —      | —      | —      | —      | —      | —      | —      | —      | —      | 0000       |
|                             |                     | 15:0      | ODCB15  | ODCB14  | ODCB13  | ODCB12  | ODCB11  | ODCB10  | ODCB9  | ODCB8  | ODCB7  | ODCB6  | ODCB5  | ODCB4  | ODCB3  | ODCB2  | ODCB1  | ODCB0  | 0000       |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note 1:** All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 “CLR, SET and INV Registers” for more information.

**TABLE 12-3: PORTC REGISTER MAP FOR PIC32MX534F064H, PIC32MX564F064H, PIC32MX564F128H, PIC32MX575F256H, PIC32MX575F512H, PIC32MX664F064H, PIC32MX664F128H, PIC32MX675F256H, PIC32MX675F512H, PIC32MX695F512H, PIC32MX764F128H, PIC32MX775F256H, PIC32MX775F512H AND PIC32MX795F512H DEVICES**

| Virtual Address<br>(BF88_#) | Register<br>Name <sup>(1)</sup> | Bit Range | Bits    |         |         |         |       |       |      |      |      |      |      |      |      |      |      |      | All Resets |
|-----------------------------|---------------------------------|-----------|---------|---------|---------|---------|-------|-------|------|------|------|------|------|------|------|------|------|------|------------|
|                             |                                 |           | 31/15   | 30/14   | 29/13   | 28/12   | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 |            |
| 6080                        | TRISC                           | 31:16     | —       | —       | —       | —       | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | —    | —    | 0000       |
|                             |                                 | 15:0      | TRISC15 | TRISC14 | TRISC13 | TRISC12 | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | —    | —    | F000       |
| 6090                        | PORTC                           | 31:16     | —       | —       | —       | —       | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | —    | —    | 0000       |
|                             |                                 | 15:0      | RC15    | RC14    | RC13    | RC12    | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | —    | —    | xxxx       |
| 60A0                        | LATC                            | 31:16     | —       | —       | —       | —       | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | —    | —    | 0000       |
|                             |                                 | 15:0      | LATC15  | LATC14  | LATC13  | LATC12  | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | —    | —    | xxxx       |
| 60B0                        | ODCC                            | 31:16     | —       | —       | —       | —       | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | —    | —    | 0000       |
|                             |                                 | 15:0      | ODCC15  | ODCC14  | ODCC13  | ODCC12  | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | —    | —    | 0000       |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note 1:** All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 “CLR, SET and INV Registers” for more information.

**TABLE 12-4: PORTC REGISTER MAP FOR PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L, PIC32MX575F256L, PIC32MX575F512L, PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256L, PIC32MX675F512L, PIC32MX695F512L, PIC32MX764F128L, PIC32MX775F256L, PIC32MX775F512L AND PIC32MX795F512L DEVICES**

| Virtual Address<br>(BF88_#) | Register<br>Name <sup>(1)</sup> | Bit Range | Bits    |         |         |         |       |       |      |      |      |      |      |        |        |        |        |      | All Resets |
|-----------------------------|---------------------------------|-----------|---------|---------|---------|---------|-------|-------|------|------|------|------|------|--------|--------|--------|--------|------|------------|
|                             |                                 |           | 31/15   | 30/14   | 29/13   | 28/12   | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4   | 19/3   | 18/2   | 17/1   | 16/0 |            |
| 6080                        | TRISC                           | 31:16     | —       | —       | —       | —       | —     | —     | —    | —    | —    | —    | —    | —      | —      | —      | —      | —    | 0000       |
|                             |                                 | 15:0      | TRISC15 | TRISC14 | TRISC13 | TRISC12 | —     | —     | —    | —    | —    | —    | —    | TRISC4 | TRISC3 | TRISC2 | TRISC1 | —    | F00F       |
| 6090                        | PORTC                           | 31:16     | —       | —       | —       | —       | —     | —     | —    | —    | —    | —    | —    | —      | —      | —      | —      | —    | 0000       |
|                             |                                 | 15:0      | RC15    | RC14    | RC13    | RC12    | —     | —     | —    | —    | —    | —    | —    | RC4    | RC3    | RC2    | RC1    | —    | xxxx       |
| 60A0                        | LATC                            | 31:16     | —       | —       | —       | —       | —     | —     | —    | —    | —    | —    | —    | —      | —      | —      | —      | —    | 0000       |
|                             |                                 | 15:0      | LATC15  | LATC14  | LATC13  | LATC12  | —     | —     | —    | —    | —    | —    | —    | LATC4  | LATC3  | LATC2  | LATC1  | —    | xxxx       |
| 60B0                        | ODCC                            | 31:16     | —       | —       | —       | —       | —     | —     | —    | —    | —    | —    | —    | —      | —      | —      | —      | —    | 0000       |
|                             |                                 | 15:0      | ODCC15  | ODCC14  | ODCC13  | ODCC12  | —     | —     | —    | —    | —    | —    | —    | ODCC4  | ODCC3  | ODCC2  | ODCC1  | —    | 0000       |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note 1:** All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 “CLR, SET and INV Registers” for more information.



**TABLE 25-5: ETHERNET CONTROLLER REGISTER SUMMARY FOR PIC32MX664F064H, PIC32MX664F128H, PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256H, PIC32MX675F512H, PIC32MX695F512H, PIC32MX775F256H, PIC32MX775F512H, PIC32MX795F512H, PIC32MX695F512L, PIC32MX675F256L, PIC32MX675F512L, PIC32MX764F128H, PIC32MX764F128L, PIC32MX775F256L, PIC32MX775F512L AND PIC32MX795F512L DEVICES (CONTINUED)**

| Virtual Address<br>(BF88_#) | Register<br>Name(1) | Bit Range | Bits             |                  |               |         |               |               |               |               |             |                  |               |               |           |         |          |          | All Resets |
|-----------------------------|---------------------|-----------|------------------|------------------|---------------|---------|---------------|---------------|---------------|---------------|-------------|------------------|---------------|---------------|-----------|---------|----------|----------|------------|
|                             |                     |           | 31/15            | 30/14            | 29/13         | 28/12   | 27/11         | 26/10         | 25/9          | 24/8          | 23/7        | 22/6             | 21/5          | 20/4          | 19/3      | 18/2    | 17/1     | 16/0     |            |
| 90E0                        | ETHSTAT             | 31:16     | —                | —                | —             | —       | —             | —             | —             | —             | BUFCNT<7:0> |                  |               |               |           |         |          |          | 0000       |
|                             |                     | 15:0      | —                | —                | —             | —       | —             | —             | —             | —             | BUSY        | TXBUSY           | RXBUSY        | —             | —         | —       | —        | —        | 0000       |
| 9100                        | ETH<br>RXOVFLOW     | 31:16     | —                | —                | —             | —       | —             | —             | —             | —             | —           | —                | —             | —             | —         | —       | —        | —        | 0000       |
|                             |                     | 15:0      | RXOVFLWCNT<15:0> |                  |               |         |               |               |               |               |             |                  |               |               |           |         |          |          | 0000       |
| 9110                        | ETH<br>FRMTXOK      | 31:16     | —                | —                | —             | —       | —             | —             | —             | —             | —           | —                | —             | —             | —         | —       | —        | —        | 0000       |
|                             |                     | 15:0      | FRMTXOKCNT<15:0> |                  |               |         |               |               |               |               |             |                  |               |               |           |         |          |          | 0000       |
| 9120                        | ETH<br>SCOLFRM      | 31:16     | —                | —                | —             | —       | —             | —             | —             | —             | —           | —                | —             | —             | —         | —       | —        | —        | 0000       |
|                             |                     | 15:0      | SCOLFRMCNT<15:0> |                  |               |         |               |               |               |               |             |                  |               |               |           |         |          |          | 0000       |
| 9130                        | ETH<br>MCOLFRM      | 31:16     | —                | —                | —             | —       | —             | —             | —             | —             | —           | —                | —             | —             | —         | —       | —        | —        | 0000       |
|                             |                     | 15:0      | MCOLFRMCNT<15:0> |                  |               |         |               |               |               |               |             |                  |               |               |           |         |          |          | 0000       |
| 9140                        | ETH<br>FRMRXOK      | 31:16     | —                | —                | —             | —       | —             | —             | —             | —             | —           | —                | —             | —             | —         | —       | —        | —        | 0000       |
|                             |                     | 15:0      | FRMRXOKCNT<15:0> |                  |               |         |               |               |               |               |             |                  |               |               |           |         |          |          | 0000       |
| 9150                        | ETH<br>FCSERR       | 31:16     | —                | —                | —             | —       | —             | —             | —             | —             | —           | —                | —             | —             | —         | —       | —        | —        | 0000       |
|                             |                     | 15:0      | FCSERRCNT<15:0>  |                  |               |         |               |               |               |               |             |                  |               |               |           |         |          |          | 0000       |
| 9160                        | ETH<br>ALGNERR      | 31:16     | —                | —                | —             | —       | —             | —             | —             | —             | —           | —                | —             | —             | —         | —       | —        | —        | 0000       |
|                             |                     | 15:0      | ALGNERRCNT<15:0> |                  |               |         |               |               |               |               |             |                  |               |               |           |         |          |          | 0000       |
| 9200                        | EMAC1<br>CFG1       | 31:16     | —                | —                | —             | —       | —             | —             | —             | —             | —           | —                | —             | —             | —         | —       | —        | —        | 0000       |
|                             |                     | 15:0      | SOFT<br>RESET    | SIM<br>RESET     | —             | —       | RESET<br>RMCS | RESET<br>RFUN | RESET<br>TMCS | RESET<br>TFUN | —           | —                | —             | LOOPBACK      | TXPAUSE   | RXPAUSE | PASSALL  | RXENABLE | 800D       |
| 9210                        | EMAC1<br>CFG2       | 31:16     | —                | —                | —             | —       | —             | —             | —             | —             | —           | —                | —             | —             | —         | —       | —        | —        | 0000       |
|                             |                     | 15:0      | —                | EXCESS<br>DFR    | BP<br>NOBKOFF | NOBKOFF | —             | —             | LONGPRE       | PUREPRE       | AUTOPAD     | VLANPAD          | PAD<br>ENABLE | CRC<br>ENABLE | DELAYCRC  | HUGEFRM | LENGTHCK | FULLDPLX | 4082       |
| 9220                        | EMAC1<br>IPGT       | 31:16     | —                | —                | —             | —       | —             | —             | —             | —             | —           | —                | —             | —             | —         | —       | —        | —        | 0000       |
|                             |                     | 15:0      | —                | —                | —             | —       | —             | —             | —             | —             | —           | —                | —             | —             | —         | —       | —        | —        | 0012       |
| 9230                        | EMAC1<br>IPGR       | 31:16     | —                | —                | —             | —       | —             | —             | —             | —             | —           | —                | —             | —             | —         | —       | —        | —        | 0000       |
|                             |                     | 15:0      | —                | NB2BIPKTGP1<6:0> |               |         |               |               |               |               | —           | NB2BIPKTGP2<6:0> |               |               |           |         |          |          | 0C12       |
| 9240                        | EMAC1<br>CLRT       | 31:16     | —                | —                | —             | —       | —             | —             | —             | —             | —           | —                | —             | —             | —         | —       | —        | —        | 0000       |
|                             |                     | 15:0      | —                | —                | CWINDOW<5:0>  |         |               |               |               |               |             | —                | —             | —             | RETX<3:0> |         |          |          | 370F       |
| 9250                        | EMAC1<br>MAXF       | 31:16     | —                | —                | —             | —       | —             | —             | —             | —             | —           | —                | —             | —             | —         | —       | —        | —        | 0000       |
|                             |                     | 15:0      | MACMAXF<15:0>    |                  |               |         |               |               |               |               |             |                  |               |               |           |         |          |          | 05EE       |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

- Note** 1: All registers in this table (with the exception of ETHSTAT) have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See **Section 12.1.1 “CLR, SET and INV Registers”** for more information.
- 2: Reset values default to the factory programmed value.

# PIC32MX5XX/6XX/7XX

**TABLE 32-9: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS**

| DC CHARACTERISTICS |        |                                                                                                                                   | Standard Operating Conditions: 2.3V to 3.6V<br>(unless otherwise stated)<br>Operating temperature -40°C ≤ TA ≤ +85°C for Industrial<br>-40°C ≤ TA ≤ +105°C for V-temp |      |      |       |                          |
|--------------------|--------|-----------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|------|-------|--------------------------|
| Param.             | Symbol | Characteristic                                                                                                                    | Min.                                                                                                                                                                  | Typ. | Max. | Units | Conditions               |
| DO10               | VOL    | <b>Output Low Voltage</b><br>I/O Pins:<br>4x Sink Driver Pins - All I/O<br>output pins not defined as 8x<br>Sink Driver pins      | —                                                                                                                                                                     | —    | 0.4  | V     | IOL ≤ 10 mA, VDD = 3.3V  |
|                    |        | <b>Output Low Voltage</b><br>I/O Pins:<br>8x Sink Driver Pins - RC15                                                              | —                                                                                                                                                                     | —    | 0.4  | V     | IOL ≤ 15 mA, VDD = 3.3V  |
| DO20               | VOH    | <b>Output High Voltage</b><br>I/O Pins:<br>4x Source Driver Pins - All I/O<br>output pins not defined as 8x<br>Source Driver pins | 2.4                                                                                                                                                                   | —    | —    | V     | IOH ≥ -10 mA, VDD = 3.3V |
|                    |        | <b>Output High Voltage</b><br>I/O Pins:<br>8x Source Driver Pins - RC15                                                           | 2.4                                                                                                                                                                   | —    | —    | V     | IOH ≥ -15 mA, VDD = 3.3V |
| DO20A              | VOH1   | <b>Output High Voltage</b><br>I/O Pins:<br>4x Source Driver Pins - All I/O<br>output pins not defined as 8x<br>Sink Driver pins   | 1.5 <sup>(1)</sup>                                                                                                                                                    | —    | —    | V     | IOH ≥ -14 mA, VDD = 3.3V |
|                    |        |                                                                                                                                   | 2.0 <sup>(1)</sup>                                                                                                                                                    | —    | —    |       | IOH ≥ -12 mA, VDD = 3.3V |
|                    |        |                                                                                                                                   | 3.0 <sup>(1)</sup>                                                                                                                                                    | —    | —    |       | IOH ≥ -7 mA, VDD = 3.3V  |
|                    |        | <b>Output High Voltage</b><br>I/O Pins:<br>8x Source Driver Pins - RC15                                                           | 1.5 <sup>(1)</sup>                                                                                                                                                    | —    | —    | V     | IOH ≥ -22 mA, VDD = 3.3V |
|                    |        |                                                                                                                                   | 2.0 <sup>(1)</sup>                                                                                                                                                    | —    | —    |       | IOH ≥ -18 mA, VDD = 3.3V |
|                    |        |                                                                                                                                   | 3.0 <sup>(1)</sup>                                                                                                                                                    | —    | —    |       | IOH ≥ -10 mA, VDD = 3.3V |

- Note 1:** Parameters are characterized, but not tested.  
**Note 2:** This driver pin only applies to devices with less than 64 pins.  
**Note 3:** This driver pin only applies to devices with 64 pins.

**TABLE 32-10: ELECTRICAL CHARACTERISTICS: BOR**


| DC CHARACTERISTICS |        |                                                              | Standard Operating Conditions: 2.3V to 3.6V<br>(unless otherwise stated)<br>Operating temperature -40°C ≤ TA ≤ +85°C for Industrial<br>-40°C ≤ TA ≤ +105°C for V-Temp |         |      |       |            |
|--------------------|--------|--------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|------|-------|------------|
| Param. No.         | Symbol | Characteristics                                              | Min. <sup>(1)</sup>                                                                                                                                                   | Typical | Max. | Units | Conditions |
| BO10               | VBOR   | BOR Event on VDD transition<br>high-to-low ( <b>Note 2</b> ) | 2.0                                                                                                                                                                   | —       | 2.3  | V     | —          |

- Note 1:** Parameters are for design guidance only and are not tested in manufacturing.  
**Note 2:** Overall functional device operation at VBORMIN < VDD < VDDMIN is tested, but not characterized. All device Analog modules, such as ADC, etc., will function, but with degraded performance below VDDMIN.

# PIC32MX5XX/6XX/7XX

## 124-Terminal Very Thin Leadless Array Package (TL) – 9x9x0.9 mm Body [VTLA]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packageing>



| Units                                |    | MILLIMETERS |      |      |
|--------------------------------------|----|-------------|------|------|
| Dimension Limits                     |    | MIN         | NOM  | MAX  |
| Number of Pins                       | N  | 124         |      |      |
| Pitch                                | eT | 0.50 BSC    |      |      |
| Pitch (Inner to outer terminal ring) | eR | 0.50 BSC    |      |      |
| Overall Height                       | A  | 0.80        | 0.85 | 0.90 |
| Standoff                             | A1 | 0.00        | -    | 0.05 |
| Overall Width                        | E  | 9.00 BSC    |      |      |
| Exposed Pad Width                    | E2 | 6.40        | 6.55 | 6.70 |
| Overall Length                       | D  | 9.00 BSC    |      |      |
| Exposed Pad Length                   | D2 | 6.40        | 6.55 | 6.70 |
| Contact Width                        | b  | 0.20        | 0.25 | 0.30 |
| Contact Length                       | L  | 0.20        | 0.25 | 0.30 |
| Contact-to-Exposed Pad               | K  | 0.20        | -    | -    |

### Notes:


- Pin 1 visual index feature may vary, but must be located within the hatched area.
- Package is saw singulated.
- Dimensioning and tolerancing per ASME Y14.5M.  
BSC: Basic Dimension. Theoretically exact value shown without tolerances.  
REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-193A Sheet 2 of 2

# PIC32MX5XX/6XX/7XX

## 124-Very Thin Leadless Array Package (TL) – 9x9x0.9 mm Body [VTLA]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

| Dimension Limits                     | Units | MILLIMETERS |      |      |
|--------------------------------------|-------|-------------|------|------|
|                                      |       | MIN         | NOM  | MAX  |
| Contact Pitch                        | E     | 0.50 BSC    |      |      |
| Pad Clearance                        | G1    | 0.20        |      |      |
| Pad Clearance                        | G2    | 0.20        |      |      |
| Pad Clearance                        | G3    | 0.20        |      |      |
| Pad Clearance                        | G4    | 0.20        |      |      |
| Contact to Center Pad Clearance (X4) | G5    | 0.30        |      |      |
| Optional Center Pad Width            | T2    |             |      | 6.60 |
| Optional Center Pad Length           | W2    |             |      | 6.60 |
| Optional Center Pad Chamfer (X4)     | W3    |             | 0.10 |      |
| Contact Pad Spacing                  | C1    |             | 8.50 |      |
| Contact Pad Spacing                  | C2    |             | 8.50 |      |
| Contact Pad Width (X124)             | X1    |             |      | 0.30 |
| Contact Pad Length (X124)            | X2    |             |      | 0.30 |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2193A

## Revision D (May 2010)

The revision includes the following updates, as described in Table B-3:

**TABLE B-3: MAJOR SECTION UPDATES**

| Section Name                                                                   | Update Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
|--------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>“High-Performance, USB, CAN and Ethernet 32-bit Flash Microcontrollers”</b> | <p>Updated the initial Flash memory range to 64K.</p> <p>Updated the initial SRAM memory range to 16K.</p> <p>Added the following devices (see Table 1, Table 2, Table 3 and the Pin Diagrams):</p> <ul style="list-style-type: none"><li>• PIC32MX534F064H</li><li>• PIC32MX564F064H</li><li>• PIC32MX664F064H</li><li>• PIC32MX564F128H</li><li>• PIC32MX664F128H</li><li>• PIC32MX764F128H</li><li>• PIC32MX534F064L</li><li>• PIC32MX564F064L</li><li>• PIC32MX664F064L</li><li>• PIC32MX564F128L</li><li>• PIC32MX664F128L</li><li>• PIC32MX764F128L</li></ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| <b>4.0 “Memory Organization”</b>                                               | <p>Added new Memory Maps (Figure 4-1, Figure 4-2 and Figure 4-3).</p> <p>The bit named I2CSIF was changed to I2C1SIF and the bit named I2CBIF was changed to I2C1BIF in the Interrupt Register Map tables (Table 4-2, Table 4-3, Table 4-4, Table 4-5, Table 4-6 and Table 4-7)</p> <p>Added the following devices to the Interrupt Register Map (Table 4-2):</p> <ul style="list-style-type: none"><li>• PIC32MX534F064H</li><li>• PIC32MX564F064H</li><li>• PIC32MX564F128H</li></ul> <p>Added the following devices to the Interrupt Register Map (Table 4-3):</p> <ul style="list-style-type: none"><li>• PIC32MX664F064H</li><li>• PIC32MX664F128H</li></ul> <p>Added the following device to the Interrupt Register Map (Table 4-4):</p> <ul style="list-style-type: none"><li>• PIC32MX764F128H</li></ul> <p>Added the following devices to the Interrupt Register Map (Table 4-5):</p> <ul style="list-style-type: none"><li>• PIC32MX534F064L</li><li>• PIC32MX564F064L</li><li>• PIC32MX564F128L</li></ul> <p>Added the following devices to the Interrupt Register Map (Table 4-6):</p> <ul style="list-style-type: none"><li>• PIC32MX664F064L</li><li>• PIC32MX664F128L</li></ul> <p>Added the following device to the Interrupt Register Map (Table 4-7):</p> <ul style="list-style-type: none"><li>• PIC32MX764F128L</li></ul> |