



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | MIPS32® M4K™ |
| Core Size | 32-Bit Single-Core |
| Speed | 80MHz |
| Connectivity | CANbus, Ethernet, I ² C, SPI, UART/USART, USB OTG |
| Peripherals | Brown-out Detect/Reset, DMA, POR, PWM, WDT |
| Number of I/O | - |
| Program Memory Size | 512KB (512K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 128K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.3V ~ 3.6V |
| Data Converters | A/D 16x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 124-VFTLA Dual Rows, Exposed Pad |
| Supplier Device Package | 124-VTLA (9x9) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic32mx795f512l-80i-tl |

3.0 CPU

Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 2. “CPU”** (DS60001113) in the *“PIC32 Family Reference Manual”*, which is available from the Microchip web site (www.microchip.com/PIC32). Resources for the MIPS32® M4K® Processor Core are available at <http://www.imgtec.com>.

The MIPS32® M4K® Processor core is the heart of the PIC32MX5XX/6XX/7XX family processor. The CPU fetches instructions, decodes each instruction, fetches source operands, executes each instruction and writes the results of instruction execution to the proper destinations.

3.1 Features

- 5-stage pipeline
- 32-bit address and data paths
- MIPS32 Enhanced Architecture (Release 2)
 - Multiply-accumulate and multiply-subtract instructions
 - Targeted multiply instruction
 - Zero/One detect instructions
 - WAIT instruction
 - Conditional move instructions (MOVN, MOVZ)
 - Vectored interrupts
 - Programmable exception vector base
 - Atomic interrupt enable/disable
 - GPR shadow registers to minimize latency for interrupt handlers
 - Bit field manipulation instructions
- MIPS16e® code compression
 - 16-bit encoding of 32-bit instructions to improve code density
 - Special PC-relative instructions for efficient loading of addresses and constants
 - SAVE and RESTORE macro instructions for setting up and tearing down stack frames within subroutines
 - Improved support for handling 8-bit and 16-bit data types
- Simple Fixed Mapping Translation (FMT) mechanism
- Simple dual bus interface
 - Independent 32-bit address and data busses
 - Transactions can be aborted to improve interrupt latency
- Autonomous multiply/divide unit
 - Maximum issue rate of one 32x16 multiply per clock
 - Maximum issue rate of one 32x32 multiply every other clock
 - Early-in iterative divide. Minimum 11 and maximum 33 clock latency (dividend (rs) sign extension-dependent)
- Power control
 - Minimum frequency: 0 MHz
 - Low-Power mode (triggered by WAIT instruction)
 - Extensive use of local gated clocks
- EJTAG debug and instruction trace
 - Support for single stepping
 - Virtual instruction and data address/value
 - Breakpoints
 - PC tracing with trace compression

FIGURE 3-1: MIPS32® M4K® PROCESSOR CORE BLOCK DIAGRAM





FIGURE 4-2: MEMORY MAP ON RESET FOR PIC32MX534F064H AND PIC32MX534F064L DEVICES



7.1 Control Registers

TABLE 7-2: INTERRUPT REGISTER MAP FOR PIC32MX534F064H, PIC32MX564F064H, PIC32MX564F128H, PIC32MX575F256H AND PIC32MX575F512H DEVICES

| Virtual Address (BF88_#) | Register Name(1) | Bit Range | Bits | | | | | | | | | | | | | | | All Resets | |
|-----------------------------|---------------------|-----------|-------------|---------|-------------|------------|----------|-------------|------------|----------|-----------|-----------|------------|-----------|--------|------------|-----------|---------------|------|
| | | | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | | 16/0 |
| 1000 | INTCON | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | SS0 | 0000 |
| | | 15:0 | — | — | — | MVEC | — | TPC<2:0> | | | — | — | — | INT4EP | INT3EP | INT2EP | INT1EP | INT0EP | 0000 |
| 1010 | INTSTAT(3) | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 |
| | | 15:0 | — | — | — | — | — | SRIPL<2:0> | | | — | — | VEC<5:0> | | | | | 0000 | |
| 1020 | IPTMR | 31:16 | IPTMR<31:0> | | | | | | | | | | | | | | | | 0000 |
| | | 15:0 | | | | | | | | | | | | | | | | | 0000 |
| 1030 | IFS0 | 31:16 | I2C1MIF | I2C1SIF | I2C1BIF | U1TXIF | U1RXIF | U1EIF | — | — | — | OC5IF | IC5IF | T5IF | INT4IF | OC4IF | IC4IF | T4IF | 0000 |
| | | | | | | SPI3TXIF | SPI3RXIF | SPI3EIF | | | | | | | | | | | |
| | | | | | | I2C3MIF | I2C3SIF | I2C3BIF | | | | | | | | | | | |
| 15:0 | INT3IF | OC3IF | IC3IF | T3IF | INT2IF | OC2IF | IC2IF | T2IF | INT1IF | OC1IF | IC1IF | T1IF | INT0IF | CS1IF | CS0IF | CTIF | 0000 | | |
| 1040 | IFS1 | 31:16 | IC3EIF | IC2EIF | IC1EIF | — | — | CAN1IF | USBIF | FCEIF | DMA7IF(2) | DMA6IF(2) | DMA5IF(2) | DMA4IF(2) | DMA3IF | DMA2IF | DMA1IF | DMA0IF | 0000 |
| | | | | | | U2TXIF | U2RXIF | U2EIF | U3TXIF | U3RXIF | U3EIF | CMP2IF | CMP1IF | PMPIF | AD1IF | CNIF | 0000 | | |
| | | | | | | SPI4TXIF | SPI4RXIF | SPI4EIF | SPI2TXIF | SPI2RXIF | SPI2EIF | | | | | | | | |
| 15:0 | RTCCIF | FSCMIF | — | — | — | I2C5MIF | I2C5SIF | I2C5BIF | I2C4MIF | I2C4SIF | I2C4BIF | | | | | | | | |
| 1050 | IFS2 | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 |
| | | 15:0 | — | — | — | — | U5TXIF | U5RXIF | U5EIF | U6TXIF | U6RXIF | U6EIF | U4TXIF | U4RXIF | U4EIF | PMPEIF | IC5EIF | IC4EIF | 0000 |
| 1060 | IEC0 | 31:16 | I2C1MIE | I2C1SIE | I2C1BIE | U1TXIE | U1RXIE | U1EIE | — | — | — | OC5IE | IC5IE | T5IE | INT4IE | OC4IE | IC4IE | T4IE | 0000 |
| | | | | | | SPI3TXIE | SPI3RXIE | SPI3EIE | | | | | | | | | | | |
| | | | | | | I2C3MIE | I2C3SIE | I2C3BIE | | | | | | | | | | | |
| 15:0 | INT3IE | OC3IE | IC3IE | T3IE | INT2IE | OC2IE | IC2IE | T2IE | INT1IE | OC1IE | IC1IE | T1IE | INT0IE | CS1IE | CS0IE | CTIE | 0000 | | |
| 1070 | IEC1 | 31:16 | IC3EIE | IC2EIE | IC1EIE | — | — | CAN1IE | USBIE | FCEIE | DMA7IE(2) | DMA6IE(2) | DMA5IE(2) | DMA4IE(2) | DMA3IE | DMA2IE | DMA1IE | DMA0IE | 0000 |
| | | | | | | U2TXIE | U2RXIE | U2EIE | U3TXIE | U3RXIE | U3EIE | CMP2IE | CMP1IE | PMPIE | AD1IE | CNIE | 0000 | | |
| | | | | | | SPI4TXIE | SPI4RXIE | SPI4EIE | SPI2TXIE | SPI2RXIE | SPI2EIE | | | | | | | | |
| 15:0 | RTCCIE | FSCMIE | — | — | — | I2C5MIE | I2C5SIE | I2C5BIE | I2C4MIE | I2C4SIE | I2C4BIE | | | | | | | | |
| 1080 | IEC2 | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 |
| | | 15:0 | — | — | — | — | U5TXIE | U5RXIE | U5EIE | U6TXIE | U6RXIE | U6EIE | U4TXIE | U4RXIE | U4EIE | PMPEIE | IC5EIE | IC4EIE | 0000 |
| 1090 | IPC0 | 31:16 | — | — | INT0IP<2:0> | | | INT0IS<1:0> | | | — | — | CS1IP<2:0> | | | CS1IS<1:0> | | 0000 | |
| | | 15:0 | — | — | — | CS0IP<2:0> | | | CS0IS<1:0> | | | — | — | CTIP<2:0> | | | CTIS<1:0> | | 0000 |

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

Note 2: These bits are not available on PIC32MX534/564/664/764 devices.

Note 3: This register does not have associated CLR, SET, and INV registers.

TABLE 7-3: INTERRUPT REGISTER MAP FOR PIC32MX664F064H, PIC32MX664F128H, PIC32MX675F256H, PIC32MX675F512H AND PIC32MX695F512H DEVICES (CONTINUED)

| Virtual Address (BF88.#) | Register Name ⁽¹⁾ | Bit Range | Bits | | | | | | | | | | | | | | | All Resets | | | | | |
|--------------------------|------------------------------|-----------|-------|-------|-------|----------------------------|-------|-------|----------------------------|------|------|------------|------|-----------|----------------------------|------|-----------|----------------------------|------|------|------------|--|------|
| | | | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | | 16/0 | | | | |
| 10D0 | IPC4 | 31:16 | — | — | — | INT4IP<2:0> | | | INT4IS<1:0> | | | — | — | — | OC4IP<2:0> | | | OC4IS<1:0> | | 0000 | | | |
| | | 15:0 | — | — | — | IC4IP<2:0> | | | IC4IS<1:0> | | | — | — | — | T4IP<2:0> | | | T4IS<1:0> | | 0000 | | | |
| 10E0 | IPC5 | 31:16 | — | — | — | — | — | — | IC5IP<2:0> | | | IC5IS<1:0> | | | — | — | — | OC5IP<2:0> | | | OC5IS<1:0> | | 0000 |
| | | 15:0 | — | — | — | AD1IP<2:0> | | | AD1IS<1:0> | | | — | — | — | T5IP<2:0> | | | T5IS<1:0> | | 0000 | | | |
| 10F0 | IPC6 | 31:16 | — | — | — | AD1IP<2:0> | | | AD1IS<1:0> | | | — | — | — | CNIP<2:0> | | | CNIS<1:0> | | 0000 | | | |
| | | 15:0 | — | — | — | I2C1IP<2:0> | | | I2C1IS<1:0> | | | — | — | — | U1IP<2:0> | | | U1IS<1:0> | | 0000 | | | |
| | | | — | — | — | I2C3IP<2:0> | | | I2C3IS<1:0> | | | — | — | — | SPI3IP<2:0> | | | SPI3IS<1:0> | | | | | |
| 1100 | IPC7 | 31:16 | — | — | — | U3IP<2:0> | | | U3IS<1:0> | | | — | — | — | CMP2IP<2:0> | | | CMP2IS<1:0> | | 0000 | | | |
| | | | — | — | — | SPI2IP<2:0> | | | SPI2IS<1:0> | | | | | | | | | | | | | | |
| | | | — | — | — | I2C4IP<2:0> | | | I2C4IS<1:0> | | | | | | | | | | | | | | |
| 1110 | IPC8 | 31:16 | — | — | — | RTCCIP<2:0> | | | RTCCIS<1:0> | | | — | — | — | FSCMIP<2:0> | | | FSCMIS<1:0> | | 0000 | | | |
| | | 15:0 | — | — | — | — | — | — | — | — | — | — | — | U2IP<2:0> | | | U2IS<1:0> | | 0000 | | | | |
| 1120 | IPC9 | 31:16 | — | — | — | DMA3IP<2:0> | | | DMA3IS<1:0> | | | — | — | — | DMA2IP<2:0> | | | DMA2IS<1:0> | | 0000 | | | |
| | | 15:0 | — | — | — | DMA1IP<2:0> | | | DMA1IS<1:0> | | | — | — | — | DMA0IP<2:0> | | | DMA0IS<1:0> | | 0000 | | | |
| 1130 | IPC10 | 31:16 | — | — | — | DMA7IP<2:0> ⁽²⁾ | | | DMA7IS<1:0> ⁽²⁾ | | | — | — | — | DMA6IP<2:0> ⁽²⁾ | | | DMA6IS<1:0> ⁽²⁾ | | 0000 | | | |
| | | 15:0 | — | — | — | DMA5IP<2:0> ⁽²⁾ | | | DMA5IS<1:0> ⁽²⁾ | | | — | — | — | DMA4IP<2:0> ⁽²⁾ | | | DMA4IS<1:0> ⁽²⁾ | | 0000 | | | |
| 1140 | IPC11 | 31:16 | — | — | — | — | — | — | USBIP<2:0> | | | USBIS<1:0> | | | — | — | — | FCEIP<2:0> | | | FCEIS<1:0> | | 0000 |
| | | 15:0 | — | — | — | U5IP<2:0> | | | U5IS<1:0> | | | — | — | — | U6IP<2:0> | | | U6IS<1:0> | | 0000 | | | |
| 1150 | IPC12 | 15:0 | — | — | — | U4IP<2:0> | | | U4IS<1:0> | | | — | — | — | ETHIP<2:0> | | | ETHIS<1:0> | | 0000 | | | |

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

- Note** 1: Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.
 2: These bits are not available on PIC32MX664 devices.
 3: This register does not have associated CLR, SET, and INV registers.

TABLE 7-4: INTERRUPT REGISTER MAP FOR PIC32MX764F128H, PIC32MX775F256H, PIC32MX775F512H AND PIC32MX795F512H DEVICES (CONTINUED)

| Virtual Address (BF88_#) | Register Name ⁽¹⁾ | Bit Range | Bits | | | | | | | | | | | | | | All Resets | | | |
|-----------------------------|---------------------------------|-----------|-------------|-------|-------|----------------------------|-------------|-------|----------------------------|-------------|------|------|------|------|----------------------------|-------------|----------------------------|-------------|-----------|------|
| | | | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | | 17/1 | 16/0 | |
| 10D0 | IPC4 | 31:16 | — | — | — | INT4IP<2:0> | | | INT4IS<1:0> | | | — | — | — | OC4IP<2:0> | | | OC4IS<1:0> | | 0000 |
| | | 15:0 | — | — | — | IC4IP<2:0> | | | IC4IS<1:0> | | | — | — | — | T4IP<2:0> | | | T4IS<1:0> | | 0000 |
| 10E0 | IPC5 | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | OC5IP<2:0> | | OC5IS<1:0> | | 0000 | |
| | | 15:0 | — | — | — | IC5IP<2:0> | | | IC5IS<1:0> | | | — | — | — | T5IP<2:0> | | T5IS<1:0> | | 0000 | |
| 10F0 | IPC6 | 31:16 | — | — | — | AD11IP<2:0> | | | AD11IS<1:0> | | | — | — | — | CNIP<2:0> | | CNIS<1:0> | | 0000 | |
| | | 15:0 | — | — | — | I2C1IP<2:0> | | | I2C1IS<1:0> | | | — | — | — | U11P<2:0> | | U11IS<1:0> | | 0000 | |
| | | | — | — | — | SPI3IP<2:0> | | | SPI3IS<1:0> | | | — | — | — | I2C3IP<2:0> | | I2C3IS<1:0> | | | |
| 1100 | IPC7 | 31:16 | — | — | — | U3IP<2:0> | | | U3IS<1:0> | | | — | — | — | CMP2IP<2:0> | | CMP2IS<1:0> | | 0000 | |
| | | | SPI2IP<2:0> | | | SPI2IS<1:0> | | | | | | | | | | | | | | |
| | | | I2C4IP<2:0> | | | I2C4IS<1:0> | | | | | | | | | | | | | | |
| 1110 | IPC8 | 15:0 | — | — | — | CMP1IP<2:0> | | | CMP1IS<1:0> | | | — | — | — | PMP1P<2:0> | | PMP1S<1:0> | | 0000 | |
| | | | 31:16 | — | — | — | RTCCIP<2:0> | | | RTCCIS<1:0> | | | — | — | — | FSCMIP<2:0> | | FSCMIS<1:0> | | 0000 |
| | | | — | — | — | — | — | — | — | — | — | — | — | — | — | — | U2IP<2:0> | | U2IS<1:0> | |
| SPI4IP<2:0> | | | SPI4IS<1:0> | | | I2C5IP<2:0> | | | I2C5IS<1:0> | | | | | | | | | | | |
| 1120 | IPC9 | 31:16 | — | — | — | DMA3IP<2:0> | | | DMA3IS<1:0> | | | — | — | — | DMA2IP<2:0> | | DMA2IS<1:0> | | 0000 | |
| | | 15:0 | — | — | — | DMA1IP<2:0> | | | DMA1IS<1:0> | | | — | — | — | DMA0IP<2:0> | | DMA0IS<1:0> | | 0000 | |
| 1130 | IPC10 | 31:16 | — | — | — | DMA7IP<2:0> ⁽²⁾ | | | DMA7IS<1:0> ⁽²⁾ | | | — | — | — | DMA6IP<2:0> ⁽²⁾ | | DMA6IS<1:0> ⁽²⁾ | | 0000 | |
| | | 15:0 | — | — | — | DMA5IP<2:0> ⁽²⁾ | | | DMA5IS<1:0> ⁽²⁾ | | | — | — | — | DMA4IP<2:0> ⁽²⁾ | | DMA4IS<1:0> ⁽²⁾ | | 0000 | |
| 1140 | IPC11 | 31:16 | — | — | — | CAN2IP<2:0> ⁽²⁾ | | | CAN2IS<1:0> ⁽²⁾ | | | — | — | — | CAN1IP<2:0> | | CAN1IS<1:0> | | 0000 | |
| | | 15:0 | — | — | — | USBIP<2:0> | | | USBIS<1:0> | | | — | — | — | FCEIP<2:0> | | FCEIS<1:0> | | 0000 | |
| 1150 | IPC12 | 31:16 | — | — | — | U5IP<2:0> | | | U5IS<1:0> | | | — | — | — | U6IP<2:0> | | U6IS<1:0> | | 0000 | |
| | | 15:0 | — | — | — | U4IP<2:0> | | | U4IS<1:0> | | | — | — | — | ETHIP<2:0> | | ETHIS<1:0> | | 0000 | |

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

- Note** 1: Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See **Section 12.1.1 "CLR, SET and INV Registers"** for more information.
- 2: This bit is unimplemented on PIC32MX764F128H device.
- 3: This register does not have associated CLR, SET, and INV registers.

TABLE 7-7: INTERRUPT REGISTER MAP FOR PIC32MX764F128L, PIC32MX775F256L, PIC32MX775F512L AND PIC32MX795F512L DEVICES

| Virtual Address (BF88.#) | Register Name ⁽¹⁾ | Bit Range | Bits | | | | | | | | | | | | | | | All Resets | |
|--------------------------|------------------------------|-----------|-------------|---------|---------|-------------|-----------------------|----------|-------------|----------|-----------------------|-----------------------|-----------------------|-----------------------|--------|--------|------------|------------|--------|
| | | | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | | 16/0 |
| 1000 | INTCON | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | SS0 | 0000 |
| | | 15:0 | — | — | — | MVEC | — | TPC<2:0> | | | — | — | — | INT4EP | INT3EP | INT2EP | INT1EP | INT0EP | 0000 |
| 1010 | INTSTAT ⁽³⁾ | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 |
| | | 15:0 | — | — | — | — | — | — | SRIPL<2:0> | | | — | — | VEC<5:0> | | | | | 0000 |
| 1020 | IPTMR | 31:16 | IPTMR<31:0> | | | | | | | | | | | | | | | 0000 | |
| | | 15:0 | | | | | | | | | | | | | | | | 0000 | |
| 1030 | IFS0 | 31:16 | I2C1MIF | I2C1SIF | I2C1BIF | U1TXIF | U1RXIF | U1EIF | SPI1TXIF | SPI1RXIF | SPI1EIF | OC5IF | IC5IF | T5IF | INT4IF | OC4IF | IC4IF | T4IF | 0000 |
| | | 15:0 | INT3IF | OC3IF | IC3IF | T3IF | INT2IF | OC2IF | IC2IF | T2IF | INT1IF | OC1IF | IC1IF | T1IF | INT0IF | CS1IF | CS0IF | CTIF | 0000 |
| 1040 | IFS1 | 31:16 | IC3EIF | IC2EIF | IC1EIF | ETHIF | CAN2IF ⁽²⁾ | CAN1IF | USBIF | FCEIF | DMA7IF ⁽²⁾ | DMA6IF ⁽²⁾ | DMA5IF ⁽²⁾ | DMA4IF ⁽²⁾ | DMA3IF | DMA2IF | DMA1IF | DMA0IF | 0000 |
| | | 15:0 | RTCCIF | FSCMIF | I2C2MIF | I2C2SIF | I2C2BIF | U2TXIF | U2RXIF | U2EIF | U3TXIF | U3RXIF | U3EIF | CMP2IF | CMP1IF | PMPIF | AD1IF | CNIF | 0000 |
| 1050 | IFS2 | 31:16 | — | — | — | — | — | — | — | — | — | — | — | | | | | | — |
| | | 15:0 | — | — | — | — | — | U5TXIF | U5RXIF | U5EIF | U6TXIF | U6RXIF | U6EIF | U4TXIF | U4RXIF | U4EIF | PMPEIF | IC5EIF | IC4EIF |
| 1060 | IEC0 | 31:16 | I2C1MIE | I2C1SIE | I2C1BIE | U1TXIE | U1RXIE | U1EIE | SPI1TXIE | SPI1RXIE | SPI1EIE | OC5IE | IC5IE | T5IE | INT4IE | OC4IE | IC4IE | T4IE | 0000 |
| | | 15:0 | INT3IE | OC3IE | IC3IE | T3IE | INT2IE | OC2IE | IC2IE | T2IE | INT1IE | OC1IE | IC1IE | T1IE | INT0IE | CS1IE | CS0IE | CTIE | 0000 |
| 1070 | IEC1 | 31:16 | IC3EIE | IC2EIE | IC1EIE | ETHIE | CAN2IE ⁽²⁾ | CAN1IE | USBIE | FCEIE | DMA7IE ⁽²⁾ | DMA6IE ⁽²⁾ | DMA5IE ⁽²⁾ | DMA4IE ⁽²⁾ | DMA3IE | DMA2IE | DMA1IE | DMA0IE | 0000 |
| | | 15:0 | RTCCIE | FSCMIE | I2C2MIE | I2C2SIE | I2C2BIE | U2TXIE | U2RXIE | U2EIE | U3TXIE | U3RXIE | U3EIE | CMP2IE | CMP1IE | PMPIE | AD1IE | CNIE | 0000 |
| 1080 | IEC2 | 31:16 | — | — | — | — | — | — | — | — | — | — | — | | | | | | — |
| | | 15:0 | — | — | — | — | — | U5TXIE | U5RXIE | U5EIE | U6TXIE | U6RXIE | U6EIE | U4TXIE | U4RXIE | U4EIE | PMPEIE | IC5EIE | IC4EIE |
| 1090 | IPC0 | 31:16 | — | — | — | INT0IP<2:0> | | | INT0IS<1:0> | | | — | — | CS1IP<2:0> | | | CS1IS<1:0> | | 0000 |
| | | 15:0 | — | — | — | CS0IP<2:0> | | | CS0IS<1:0> | | | — | — | CTIP<2:0> | | | CTIS<1:0> | | 0000 |
| 10A0 | IPC1 | 31:16 | — | — | — | INT1IP<2:0> | | | INT1IS<1:0> | | | — | — | OC1IP<2:0> | | | OC1IS<1:0> | | 0000 |
| | | 15:0 | — | — | — | IC1IP<2:0> | | | IC1IS<1:0> | | | — | — | T1IP<2:0> | | | T1IS<1:0> | | 0000 |
| 10B0 | IPC2 | 31:16 | — | — | — | INT2IP<2:0> | | | INT2IS<1:0> | | | — | — | OC2IP<2:0> | | | OC2IS<1:0> | | 0000 |
| | | 15:0 | — | — | — | IC2IP<2:0> | | | IC2IS<1:0> | | | — | — | T2IP<2:0> | | | T2IS<1:0> | | 0000 |
| 10C0 | IPC3 | 31:16 | — | — | — | INT3IP<2:0> | | | INT3IS<1:0> | | | — | — | OC3IP<2:0> | | | OC3IS<1:0> | | 0000 |
| | | 15:0 | — | — | — | IC3IP<2:0> | | | IC3IS<1:0> | | | — | — | T3IP<2:0> | | | T3IS<1:0> | | 0000 |

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

- Note** 1: Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 “CLR, SET and INV Registers” for more information.
 2: This bit is unimplemented on PIC32MX764F128L device.
 3: This register does not have associated CLR, SET, and INV registers.

TABLE 7-7: INTERRUPT REGISTER MAP FOR PIC32MX764F128L, PIC32MX775F256L, PIC32MX775F512L AND PIC32MX795F512L DEVICES (CONTINUED)

| Virtual Address (BF88_#) | Register Name ⁽¹⁾ | Bit Range | Bits | | | | | | | | | | | | | | | All Resets | |
|-----------------------------|---------------------------------|-----------|-------|-------|-------|----------------------------|-------|-------|----------------------------|------|------|----------------------------|------|-------------|----------------------------|------|-------------|------------|------|
| | | | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | | 16/0 |
| 10D0 | IPC4 | 31:16 | — | — | — | INT4IP<2:0> | | | INT4IS<1:0> | | | OC4IP<2:0> | | | OC4IS<1:0> | | | 0000 | |
| | | 15:0 | — | — | — | IC4IP<2:0> | | | IC4IS<1:0> | | | T4IP<2:0> | | | T4IS<1:0> | | | 0000 | |
| 10E0 | IPC5 | 31:16 | — | — | — | SPI1IP<2:0> | | | SPI1IS<1:0> | | | OC5IP<2:0> | | | OC5IS<1:0> | | | 0000 | |
| | | 15:0 | — | — | — | IC5IP<2:0> | | | IC5IS<1:0> | | | T5IP<2:0> | | | T5IS<1:0> | | | 0000 | |
| 10F0 | IPC6 | 31:16 | — | — | — | AD1IP<2:0> | | | AD1IS<1:0> | | | CNIP<2:0> | | | CNIS<1:0> | | | 0000 | |
| | | 15:0 | — | — | — | I2C1IP<2:0> | | | I2C1IS<1:0> | | | — | — | — | U1IP<2:0> | | U1IS<1:0> | | 0000 |
| | | | — | — | — | I2C3IP<2:0> | | | I2C3IS<1:0> | | | SPI3IP<2:0> | | SPI3IS<1:0> | | | | | |
| 1100 | IPC7 | 31:16 | — | — | — | U3IP<2:0> | | | U3IS<1:0> | | | — | — | — | CMP2IP<2:0> | | CMP2IS<1:0> | | 0000 |
| | | | — | — | — | SPI2IP<2:0> | | | SPI2IS<1:0> | | | | | | | | | | |
| | | | — | — | — | I2C4IP<2:0> | | | I2C4IS<1:0> | | | | | | | | | | |
| 1110 | IPC8 | 15:0 | — | — | — | CMP1IP<2:0> | | | CMP1IS<1:0> | | | PMPIP<2:0> | | | PMPIS<1:0> | | | 0000 | |
| | | 31:16 | — | — | — | RTCCIP<2:0> | | | RTCCIS<1:0> | | | FSCMIP<2:0> | | | FSCMIS<1:0> | | | 0000 | |
| 1120 | IPC9 | 31:16 | — | — | — | DMA3IP<2:0> | | | DMA3IS<1:0> | | | — | — | — | DMA2IP<2:0> | | DMA2IS<1:0> | | 0000 |
| | | | — | — | — | DMA1IP<2:0> | | | DMA1IS<1:0> | | | | | | | | | | |
| | | | — | — | — | DMA0IP<2:0> | | | DMA0IS<1:0> | | | | | | | | | | |
| 1130 | IPC10 | 31:16 | — | — | — | DMA7IP<2:0> ⁽²⁾ | | | DMA7IS<1:0> ⁽²⁾ | | | DMA6IP<2:0> ⁽²⁾ | | | DMA6IS<1:0> ⁽²⁾ | | | 0000 | |
| | | 15:0 | — | — | — | DMA5IP<2:0> ⁽²⁾ | | | DMA5IS<1:0> ⁽²⁾ | | | DMA4IP<2:0> ⁽²⁾ | | | DMA4IS<1:0> ⁽²⁾ | | | 0000 | |
| 1140 | IPC11 | 31:16 | — | — | — | CAN2IP<2:0> ⁽²⁾ | | | CAN2IS<1:0> ⁽²⁾ | | | CAN1IP<2:0> | | | CAN1IS<1:0> | | | 0000 | |
| | | 15:0 | — | — | — | USBIP<2:0> | | | USBIS<1:0> | | | FCEIP<2:0> | | | FCEIS<1:0> | | | 0000 | |
| 1150 | IPC12 | 31:16 | — | — | — | U5IP<2:0> | | | U5IS<1:0> | | | U6IP<2:0> | | | U6IS<1:0> | | | 0000 | |
| | | 15:0 | — | — | — | U4IP<2:0> | | | U4IS<1:0> | | | ETHIP<2:0> | | | ETHIS<1:0> | | | 0000 | |

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See **Section 12.1.1 "CLR, SET and INV Registers"** for more information.

Note 2: This bit is unimplemented on PIC32MX764F128L device.

Note 3: This register does not have associated CLR, SET, and INV registers.

PIC32MX5XX/6XX/7XX

REGISTER 9-3: CHETAG: CACHE TAG REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24 | R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| | LTAGBOOT | — | — | — | — | — | — | — |
| 23:16 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | LTAG<19:12> | | | | | | | |
| 15:8 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| | LTAG<11:4> | | | | | | | |
| 7:0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-0 | R/W-0 | R/W-1 | U-0 |
| | LTAG<3:0> | | | | LVALID | LLOCK | LTYPE | — |

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31 **LTAGBOOT:** Line Tag Address Boot bit

1 = The line is in the 0x1D000000 (physical) area of memory

0 = The line is in the 0x1FC00000 (physical) area of memory

bit 30-24 **Unimplemented:** Write '0'; ignore read

bit 23-4 **LTAG<19:0>:** Line Tag Address bits

LTAG<19:0> bits are compared against physical address to determine a hit. Because its address range and position of PFM in kernel space and user space, the LTAG PFM address is identical for virtual addresses, (system) physical addresses, and PFM physical addresses.

bit 3 **LVALID:** Line Valid bit

1 = The line is valid and is compared to the physical address for hit detection

0 = The line is not valid and is not compared to the physical address for hit detection

bit 2 **LLOCK:** Line Lock bit

1 = The line is locked and will not be replaced

0 = The line is not locked and can be replaced

bit 1 **LTYPE:** Line Type bit

1 = The line caches instruction words

0 = The line caches data words

bit 0 **Unimplemented:** Write '0'; ignore read

REGISTER 24-1: CiCON: CAN MODULE CONTROL REGISTER (CONTINUED)

- bit 13 **SIDLE:** CAN Stop in Idle bit
1 = CAN Stops operation when system enters Idle mode
0 = CAN continues operation when system enters Idle mode
- bit 12 **Unimplemented:** Read as '0'
- bit 11 **CANBUSY:** CAN Module is Busy bit
1 = The CAN module is active
0 = The CAN module is completely disabled
- bit 10-5 **Unimplemented:** Read as '0'
- bit 4-0 **DNCNT<4:0>:** Device Net Filter Bit Number bits
10011-11111 = Invalid Selection (compare up to 18-bits of data with EID)
10010 = Compare up to data byte 2 bit 6 with EID17 (CiRXFn<17>)
•
•
•
00001 = Compare up to data byte 0 bit 7 with EID0 (CiRXFn<0>)
00000 = Do not compare data bytes

Note 1: If the user application clears this bit, it may take a number of cycles before the CAN module completes the current transaction and responds to this request. The user application should poll the CANBUSY bit to verify that the request has been honored.

PIC32MX5XX/6XX/7XX

REGISTER 24-3: CiINT: CAN INTERRUPT REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|-----------------------|----------------|----------------|---------------|---------------|
| 31:24 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 |
| | IVRIE | WAKIE | CERRIE | SERRIE | RBOVIE | — | — | — |
| 23:16 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | — | — | — | — | MODIE | CTMRIE | RBIE | TBIE |
| 15:8 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 |
| | IVRIF | WAKIF | CERRIF | SERRIF ⁽¹⁾ | RBOVIF | — | — | — |
| 7:0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | — | — | — | — | MODIF | CTMRIF | RBIF | TBIF |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
 -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

- bit 31 **IVRIE:** Invalid Message Received Interrupt Enable bit
 1 = Interrupt request is enabled
 0 = Interrupt request is not enabled
- bit 30 **WAKIE:** CAN Bus Activity Wake-up Interrupt Enable bit
 1 = Interrupt request is enabled
 0 = Interrupt request is not enabled
- bit 29 **CERRIE:** CAN Bus Error Interrupt Enable bit
 1 = Interrupt request is enabled
 0 = Interrupt request is not enabled
- bit 28 **SERRIE:** System Error Interrupt Enable bit
 1 = Interrupt request is enabled
 0 = Interrupt request is not enabled
- bit 27 **RBOVIE:** Receive Buffer Overflow Interrupt Enable bit
 1 = Interrupt request is enabled
 0 = Interrupt request is not enabled
- bit 26-20 **Unimplemented:** Read as '0'
- bit 19 **MODIE:** Mode Change Interrupt Enable bit
 1 = Interrupt request is enabled
 0 = Interrupt request is not enabled
- bit 18 **CTMRIE:** CAN Timestamp Timer Interrupt Enable bit
 1 = Interrupt request is enabled
 0 = Interrupt request is not enabled
- bit 17 **RBIE:** Receive Buffer Interrupt Enable bit
 1 = Interrupt request is enabled
 0 = Interrupt request is not enabled
- bit 16 **TBIE:** Transmit Buffer Interrupt Enable bit
 1 = Interrupt request is enabled
 0 = Interrupt request is not enabled
- bit 15 **IVRIF:** Invalid Message Received Interrupt Flag bit
 1 = An invalid messages interrupt has occurred
 0 = An invalid message interrupt has not occurred

Note 1: This bit can only be cleared by turning the CAN module Off and On by clearing or setting the ON bit (CiCON<15>).

REGISTER 24-16: CiFLTCON6: CAN FILTER CONTROL REGISTER 6 (CONTINUED)

- bit 15 **FLTEN25**: Filter 25 Enable bit
 1 = Filter is enabled
 0 = Filter is disabled
- bit 14-13 **MSEL25<1:0>**: Filter 25 Mask Select bits
 11 = Acceptance Mask 3 selected
 10 = Acceptance Mask 2 selected
 01 = Acceptance Mask 1 selected
 00 = Acceptance Mask 0 selected
- bit 12-8 **FSEL25<4:0>**: FIFO Selection bits
 11111 = Message matching filter is stored in FIFO buffer 31
 11110 = Message matching filter is stored in FIFO buffer 30
 •
 •
 •
 00001 = Message matching filter is stored in FIFO buffer 1
 00000 = Message matching filter is stored in FIFO buffer 0
- bit 7 **FLTEN24**: Filter 24 Enable bit
 1 = Filter is enabled
 0 = Filter is disabled
- bit 6-5 **MSEL24<1:0>**: Filter 24 Mask Select bits
 11 = Acceptance Mask 3 selected
 10 = Acceptance Mask 2 selected
 01 = Acceptance Mask 1 selected
 00 = Acceptance Mask 0 selected
- bit 4-0 **FSEL24<4:0>**: FIFO Selection bits
 11111 = Message matching filter is stored in FIFO buffer 31
 11110 = Message matching filter is stored in FIFO buffer 30
 •
 •
 •
 00001 = Message matching filter is stored in FIFO buffer 1
 00000 = Message matching filter is stored in FIFO buffer 0

Note: The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

PIC32MX5XX/6XX/7XX

REGISTER 24-17: CiFLTCON7: CAN FILTER CONTROL REGISTER 7

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | FLTEN31 | MSEL31<1:0> | | FSEL31<4:0> | | | | |
| 23:16 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | FLTEN30 | MSEL30<1:0> | | FSEL30<4:0> | | | | |
| 15:8 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | FLTEN29 | MSEL29<1:0> | | FSEL29<4:0> | | | | |
| 7:0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | FLTEN28 | MSEL28<1:0> | | FSEL28<4:0> | | | | |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
 -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31 **FLTEN31**: Filter 31 Enable bit

1 = Filter is enabled
 0 = Filter is disabled

bit 30-29 **MSEL31<1:0>**: Filter 31 Mask Select bits

11 = Acceptance Mask 3 selected
 10 = Acceptance Mask 2 selected
 01 = Acceptance Mask 1 selected
 00 = Acceptance Mask 0 selected

bit 28-24 **FSEL31<4:0>**: FIFO Selection bits

11111 = Message matching filter is stored in FIFO buffer 31
 11110 = Message matching filter is stored in FIFO buffer 30
 .
 .
 .
 00001 = Message matching filter is stored in FIFO buffer 1
 00000 = Message matching filter is stored in FIFO buffer 0

bit 23 **FLTEN30**: Filter 30 Enable bit

1 = Filter is enabled
 0 = Filter is disabled

bit 22-21 **MSEL30<1:0>**: Filter 30 Mask Select bits

11 = Acceptance Mask 3 selected
 10 = Acceptance Mask 2 selected
 01 = Acceptance Mask 1 selected
 00 = Acceptance Mask 0 selected

bit 20-16 **FSEL30<4:0>**: FIFO Selection bits

11111 = Message matching filter is stored in FIFO buffer 31
 11110 = Message matching filter is stored in FIFO buffer 30
 .
 .
 .
 00001 = Message matching filter is stored in FIFO buffer 1
 00000 = Message matching filter is stored in FIFO buffer 0

Note: The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

PIC32MX5XX/6XX/7XX

REGISTER 27-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------------------|----------------|----------------|----------------|----------------|---------------------------------|------------------------------------|-------------------|
| 31:24 | U-0 — | U-0 — | U-0 — | U-0 — | U-0 — | U-0 — | U-0 — | U-0 — |
| 23:16 | U-0 — | U-0 — | U-0 — | U-0 — | U-0 — | U-0 — | U-0 — | U-0 — |
| 15:8 | R/W-0 ON ⁽¹⁾ | U-0 — | U-0 — | U-0 — | U-0 — | R/W-0 VREFSEL ⁽²⁾ | R/W-0 BGSEL<1:0> ⁽²⁾ | R/W-1 — |
| 7:0 | U-0 — | R/W-0 CVROE | R/W-0 CVRR | R/W-0 CVRSS | R/W-0 — | R/W-0 — | R/W-0 — | R/W-0 CVR<3:0> |

Legend:

R = Readable bit
-n = Value at POR

W = Writable bit
'1' = Bit is set

U = Unimplemented bit, read as '0'
'0' = Bit is cleared
x = Bit is unknown

bit 31-16 **Unimplemented:** Read as '0'

bit 15 **ON:** Comparator Voltage Reference On bit⁽¹⁾

Setting or clearing this bit does not affect the other bits in this register.

1 = Module is enabled

0 = Module is disabled and does not consume current

bit 14-11 **Unimplemented:** Read as '0'

bit 10 **VREFSEL:** Voltage Reference Select bit⁽²⁾

1 = CVREF = VREF+

0 = CVREF is generated by the resistor network

bit 9-8 **BGSEL<1:0>:** Band Gap Reference Source bits⁽²⁾

11 = IVREF = VREF+

10 = Reserved

01 = IVREF = 0.6V (nominal, default)

00 = IVREF = 1.2V (nominal)

bit 7 **Unimplemented:** Read as '0'

bit 6 **CVROE:** CVREFOUT Enable bit

1 = Voltage level is output on CVREFOUT pin

0 = Voltage level is disconnected from CVREFOUT pin

bit 5 **CVRR:** CVREF Range Selection bit

1 = 0 to 0.625 CVRSRC, with CVRSRC/24 step size

0 = 0.25 CVRSRC to 0.719 CVRSRC, with CVRSRC/32 step size

bit 4 **CVRSS:** CVREF Source Selection bit

1 = Comparator voltage reference source, CVRSRC = (VREF+) – (VREF-)

0 = Comparator voltage reference source, CVRSRC = AVDD – AVSS

bit 3-0 **CVR<3:0>:** CVREF Value Selection $0 \leq \text{CVR}<3:0> \leq 15$ bits

When CVRR = 1:

$\text{CVREF} = (\text{CVR}<3:0>/24) \cdot (\text{CVRSSRC})$

When CVRR = 0:

$\text{CVREF} = 1/4 \cdot (\text{CVRSSRC}) + (\text{CVR}<3:0>/32) \cdot (\text{CVRSSRC})$

Note 1: When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

2: These bits are not available on PIC32MX575/675/775/795 devices. On these devices, the reset value for CVRON is '0000'.

TABLE 32-14: VOLTAGE REFERENCE SPECIFICATIONS

| DC CHARACTERISTICS | | | Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \leq T_A \leq +105^{\circ}\text{C}$ for V-Temp | | | | |
|--------------------|---------|--|---|---------|-------------------------------|---------------|--|
| Param. No. | Symbol | Characteristics | Min. | Typical | Max. | Units | Comments |
| D312 | TSET | Internal 4-bit DAC Comparator Reference Settling time. | — | — | 10 | μs | See Note 1 |
| D313 | DACREFH | CVREF Input Voltage Reference Range | AVSS | — | AVDD | V | CVRSRC with CVRSS = 0 |
| | | | VREF- | — | VREF+ | V | CVRSRC with CVRSS = 1 |
| D314 | DVREF | CVREF Programmable Output Range | 0 | — | $0.625 \times \text{DACREFH}$ | V | 0 to $0.625 \times \text{DACREFH}$ with $\text{DACREFH}/24$ step size |
| | | | $0.25 \times \text{DACREFH}$ | — | $0.719 \times \text{DACREFH}$ | V | $0.25 \times \text{DACREFH}$ to $0.719 \times \text{DACREFH}$ with $\text{DACREFH}/32$ step size |
| D315 | DACRES | Resolution | — | — | $\text{DACREFH}/24$ | | $\text{CVRCON} < \text{CVRR} > = 1$ |
| | | | — | — | $\text{DACREFH}/32$ | | $\text{CVRCON} < \text{CVRR} > = 0$ |
| D316 | DACACC | Absolute Accuracy ⁽²⁾ | — | — | 1/4 | LSB | $\text{DACREFH}/24$, $\text{CVRCON} < \text{CVRR} > = 1$ |
| | | | — | — | 1/2 | LSB | $\text{DACREFH}/32$, $\text{CVRCON} < \text{CVRR} > = 0$ |

Note 1: Settling time measured while $\text{CVRR} = 1$ and $\text{CVR} < 3:0 >$ transitions from '0000' to '1111'. This parameter is characterized, but not tested in manufacturing.

2: These parameters are characterized but not tested.

TABLE 32-15: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

| DC CHARACTERISTICS | | | Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \leq T_A \leq +105^{\circ}\text{C}$ for V-Temp | | | | |
|--------------------|--------|---------------------------------|---|---------|------|---------------|---|
| Param. No. | Symbol | Characteristics | Min. | Typical | Max. | Units | Comments |
| D321 | CEFC | External Filter Capacitor Value | 8 | 10 | — | μF | Capacitor must be low series resistance (1 ohm) |
| D322 | TPWRT | Power-up Timer Period | — | 64 | — | ms | — |

PIC32MX5XX/6XX/7XX

TABLE 32-32: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)

| AC CHARACTERISTICS | | | | Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +105°C for V-Temp | | | |
|--------------------|---------|------------------------------------|---------------------------|---|-------|------------|---|
| Param. No. | Symbol | Characteristics | Min. ⁽¹⁾ | Max. | Units | Conditions | |
| IM10 | TLO:SCL | Clock Low Time | 100 kHz mode | TPB * (BRG + 2) | — | μs | — |
| | | | 400 kHz mode | TPB * (BRG + 2) | — | μs | — |
| | | | 1 MHz mode ⁽²⁾ | TPB * (BRG + 2) | — | μs | — |
| IM11 | THI:SCL | Clock High Time | 100 kHz mode | TPB * (BRG + 2) | — | μs | — |
| | | | 400 kHz mode | TPB * (BRG + 2) | — | μs | — |
| | | | 1 MHz mode ⁽²⁾ | TPB * (BRG + 2) | — | μs | — |
| IM20 | TF:SCL | SDAx and SCLx Fall Time | 100 kHz mode | — | 300 | ns | Cb is specified to be from 10 to 400 pF |
| | | | 400 kHz mode | 20 + 0.1 Cb | 300 | ns | |
| | | | 1 MHz mode ⁽²⁾ | — | 100 | ns | |
| IM21 | TR:SCL | SDAx and SCLx Rise Time | 100 kHz mode | — | 1000 | ns | Cb is specified to be from 10 to 400 pF |
| | | | 400 kHz mode | 20 + 0.1 Cb | 300 | ns | |
| | | | 1 MHz mode ⁽²⁾ | — | 300 | ns | |
| IM25 | TSU:DAT | Data Input Setup Time | 100 kHz mode | 250 | — | ns | — |
| | | | 400 kHz mode | 100 | — | ns | — |
| | | | 1 MHz mode ⁽²⁾ | 100 | — | ns | — |
| IM26 | THD:DAT | Data Input Hold Time | 100 kHz mode | 0 | — | μs | — |
| | | | 400 kHz mode | 0 | 0.9 | μs | — |
| | | | 1 MHz mode ⁽²⁾ | 0 | 0.3 | μs | — |
| IM30 | TSU:STA | Start Condition Setup Time | 100 kHz mode | TPB * (BRG + 2) | — | ns | Only relevant for Repeated Start condition |
| | | | 400 kHz mode | TPB * (BRG + 2) | — | ns | |
| | | | 1 MHz mode ⁽²⁾ | TPB * (BRG + 2) | — | ns | |
| IM31 | THD:STA | Start Condition Hold Time | 100 kHz mode | TPB * (BRG + 2) | — | ns | After this period, the first clock pulse is generated |
| | | | 400 kHz mode | TPB * (BRG + 2) | — | ns | |
| | | | 1 MHz mode ⁽²⁾ | TPB * (BRG + 2) | — | ns | |
| IM33 | TSU:STO | Stop Condition Setup Time | 100 kHz mode | TPB * (BRG + 2) | — | ns | — |
| | | | 400 kHz mode | TPB * (BRG + 2) | — | ns | — |
| | | | 1 MHz mode ⁽²⁾ | TPB * (BRG + 2) | — | ns | — |
| IM34 | THD:STO | Stop Condition Hold Time | 100 kHz mode | TPB * (BRG + 2) | — | ns | — |
| | | | 400 kHz mode | TPB * (BRG + 2) | — | ns | — |
| | | | 1 MHz mode ⁽²⁾ | TPB * (BRG + 2) | — | ns | — |
| IM40 | TAA:SCL | Output Valid from Clock | 100 kHz mode | — | 3500 | ns | — |
| | | | 400 kHz mode | — | 1000 | ns | — |
| | | | 1 MHz mode ⁽²⁾ | — | 350 | ns | — |
| IM45 | TBF:SDA | Bus Free Time | 100 kHz mode | 4.7 | — | μs | The amount of time the bus must be free before a new transmission can start |
| | | | 400 kHz mode | 1.3 | — | μs | |
| | | | 1 MHz mode ⁽²⁾ | 0.5 | — | μs | |
| IM50 | Cb | Bus Capacitive Loading | — | 400 | pF | — | |
| IM51 | TPGD | Pulse Gobbler Delay ⁽³⁾ | 52 | 312 | ns | — | |

Note 1: BRG is the value of the I²C Baud Rate Generator.

Note 2: Maximum pin capacitance = 10 pF for all I2Cx pins (only for 1 MHz mode).

Note 3: The typical value for this parameter is 104 ns.

PIC32MX5XX/6XX/7XX

TABLE 32-36: ADC MODULE SPECIFICATIONS (CONTINUED)

| AC CHARACTERISTICS | | | Standard Operating Conditions (see Note 5): 2.5V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +105°C for V-Temp | | | | |
|--|------------------|--------------------------------|--|---------|------|-------|---|
| Param. No. | Symbol | Characteristics | Min. | Typical | Max. | Units | Conditions |
| ADC Accuracy – Measurements with Internal VREF+/VREF- | | | | | | | |
| AD20d | Nr | Resolution | 10 data bits | | | bits | (Note 3) |
| AD21d | INL | Integral Nonlinearity | > -1 | — | < 1 | LSb | VINL = AVSS = 0V, AVDD = 2.5V to 3.6V (Note 3) |
| AD22d | DNL | Differential Nonlinearity | > -1 | — | < 1 | LSb | VINL = AVSS = 0V, AVDD = 2.5V to 3.6V (Notes 2,3) |
| AD23d | GERR | Gain Error | > -4 | — | < 4 | LSb | VINL = AVSS = 0V, AVDD = 2.5V to 3.6V (Note 3) |
| AD24d | E _{OFF} | Offset Error | > -2 | — | < 2 | LSb | VINL = AVSS = 0V, AVDD = 2.5V to 3.6V (Note 3) |
| AD25d | — | Monotonicity | — | — | — | — | Guaranteed |
| Dynamic Performance | | | | | | | |
| AD31b | SINAD | Signal to Noise and Distortion | 55 | 58.5 | — | dB | (Notes 3,4) |
| AD34b | ENOB | Effective Number of Bits | 9.0 | 9.5 | — | bits | (Notes 3,4) |

Note 1: These parameters are not characterized or tested in manufacturing.

2: With no missing codes.

3: These parameters are characterized, but not tested in manufacturing.

4: Characterized with a 1 kHz sine wave.

5: The ADC module is functional at $V_{BORMIN} < V_{DD} < 2.5V$, but with degraded performance. Unless otherwise stated, module functionality is tested, but not characterized.

PIC32MX5XX/6XX/7XX

FIGURE 32-27: PARALLEL MASTER PORT WRITE TIMING DIAGRAM




TABLE 32-41: PARALLEL MASTER PORT WRITE TIMING REQUIREMENTS

| AC CHARACTERISTICS | | | Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +105°C for V-Temp | | | | |
|--------------------|---------|---|---|---------|------|-------|------------|
| Param. No. | Symbol | Characteristics ⁽¹⁾ | Min. | Typical | Max. | Units | Conditions |
| PM11 | TWR | PMWR Pulse Width | — | 1 TPB | — | — | — |
| PM12 | TDVSU | Data Out Valid before PMWR or PMENB goes Inactive (data setup time) | — | 2 TPB | — | — | — |
| PM13 | TDVHOLD | PMWR or PMEMB Invalid to Data Out Invalid (data hold time) | — | 1 TPB | — | — | — |

Note 1: These parameters are characterized, but not tested in manufacturing.


PIC32MX5XX/6XX/7XX

NOTES:

PIC32MX5XX/6XX/7XX

100-Lead Plastic Thin Quad Flatpack (PF) - 14x14x1 mm Body 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packageing>



| Dimension Limits | Units | MILLIMETERS | | |
|---------------------------|-------|-------------|-------|------|
| | | MIN | NOM | MAX |
| Contact Pitch | E | 0.50 BSC | | |
| Contact Pad Spacing | C1 | | 15.40 | |
| Contact Pad Spacing | C2 | | 15.40 | |
| Contact Pad Width (X100) | X1 | | | 0.30 |
| Contact Pad Length (X100) | Y1 | | | 1.50 |
| Distance Between Pads | G | 0.20 | | |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2110B