



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | MIPS32® M4K™  |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 80MHz   |
| Connectivity               | CANbus, Ethernet, I²C, SPI, UART/USART, USB OTG   |
| Peripherals                | Brown-out Detect/Reset, DMA, POR, PWM, WDT  |
| Number of I/O              | 85  |
| Program Memory Size        | 512KB (512K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 128K x 8  |
| Voltage - Supply (Vcc/Vdd) | 2.3V ~ 3.6V   |
| Data Converters            | A/D 16x10b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 105°C (TA)  |
| Mounting Type              | Surface Mount   |
| Package / Case             | 100-TQFP  |
| Supplier Device Package    | 100-TQFP (14x14)  |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic32mx795f512lt-80v-pf">https://www.e-xfl.com/product-detail/microchip-technology/pic32mx795f512lt-80v-pf</a> |

# PIC32MX5XX/6XX/7XX

**TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)**

| Pin Name | Pin Number <sup>(1)</sup> |              |               |              | Pin Type | Buffer Type | Description   |
|----------|---------------------------|--------------|---------------|--------------|----------|-------------|---|
|          | 64-Pin QFN/TQFP           | 100-Pin TQFP | 121-Pin TFBGA | 124-pin VTLA |          |             |   |
| PMD0     | 60                        | 93           | A4            | B52          | I/O      | TTL/ST      | Parallel Master Port data (Demultiplexed Master mode) or address/data (Multiplexed Master modes)          |
| PMD1     | 61                        | 94           | B4            | A64          | I/O      | TTL/ST      |   |
| PMD2     | 62                        | 98           | B3            | A66          | I/O      | TTL/ST      |   |
| PMD3     | 63                        | 99           | A2            | B56          | I/O      | TTL/ST      |   |
| PMD4     | 64                        | 100          | A1            | A67          | I/O      | TTL/ST      |   |
| PMD5     | 1                         | 3            | D3            | B2           | I/O      | TTL/ST      |   |
| PMD6     | 2                         | 4            | C1            | A4           | I/O      | TTL/ST      |   |
| PMD7     | 3                         | 5            | D2            | B3           | I/O      | TTL/ST      |   |
| PMD8     | —                         | 90           | A5            | A61          | I/O      | TTL/ST      |   |
| PMD9     | —                         | 89           | E6            | B50          | I/O      | TTL/ST      |   |
| PMD10    | —                         | 88           | A6            | A60          | I/O      | TTL/ST      |   |
| PMD11    | —                         | 87           | B6            | B49          | I/O      | TTL/ST      |   |
| PMD12    | —                         | 79           | A9            | B43          | I/O      | TTL/ST      |   |
| PMD13    | —                         | 80           | D8            | A54          | I/O      | TTL/ST      |   |
| PMD14    | —                         | 83           | D7            | B45          | I/O      | TTL/ST      |   |
| PMD15    | —                         | 84           | C7            | A56          | I/O      | TTL/ST      |   |
| PMALL    | 30                        | 44           | L8            | A29          | O        | —           | Parallel Master Port address latch enable low byte (Multiplexed Master modes)                             |
| PMALH    | 29                        | 43           | K7            | B24          | O        | —           | Parallel Master Port address latch enable high byte (Multiplexed Master modes)                            |
| PMRD     | 53                        | 82           | B8            | A55          | O        | —           | Parallel Master Port read strobe  |
| PMWR     | 52                        | 81           | C8            | B44          | O        | —           | Parallel Master Port write strobe   |
| VBUS     | 34                        | 54           | H8            | A37          | I        | Analog      | USB bus power monitor   |
| VUSB3V3  | 35                        | 55           | H9            | B30          | P        | —           | USB internal transceiver supply. If the USB module is <i>not</i> used, this pin must be connected to VDD. |
| VBUSON   | 11                        | 20           | H1            | A12          | O        | —           | USB Host and OTG bus power control output   |
| D+       | 37                        | 57           | H10           | B31          | I/O      | Analog      | USB D+  |
| D-       | 36                        | 56           | J11           | A38          | I/O      | Analog      | USB D-  |
| USBID    | 33                        | 51           | K10           | A35          | I        | ST          | USB OTG ID detect   |
| C1RX     | 58                        | 87           | B6            | B49          | I        | ST          | CAN1 bus receive pin  |
| C1TX     | 59                        | 88           | A6            | A60          | O        | —           | CAN1 bus transmit pin   |
| AC1RX    | 32                        | 40           | K6            | A27          | I        | ST          | Alternate CAN1 bus receive pin  |
| AC1TX    | 31                        | 39           | L6            | B22          | O        | —           | Alternate CAN1 bus transmit pin   |
| C2RX     | 29                        | 90           | A5            | A61          | I        | ST          | CAN2 bus receive pin  |
| C2TX     | 21                        | 89           | E6            | B50          | O        | —           | CAN2 bus transmit pin   |
| AC2RX    | —                         | 8            | E2            | A6           | I        | ST          | Alternate CAN2 bus receive pin  |

**Legend:** CMOS = CMOS compatible input or output      Analog = Analog input      P = Power  
ST = Schmitt Trigger input with CMOS levels      O = Output      I = Input  
TTL = TTL input buffer

**Note 1:** Pin numbers are only provided for reference. See the “**Device Pin Tables**” section for device pin availability.

**2:** See **25.0 “Ethernet Controller”** for more information.

# PIC32MX5XX/6XX/7XX

## 3.2 Architecture Overview

The MIPS32 M4K processor core contains several logic blocks working together in parallel, providing an efficient high-performance computing engine. The following blocks are included with the core:

- Execution Unit
- Multiply/Divide Unit (MDU)
- System Control Coprocessor (CP0)
- Fixed Mapping Translation (FMT)
- Dual Internal Bus interfaces
- Power Management
- MIPS16e<sup>®</sup> Support
- Enhanced JTAG (EJTAG) Controller

### 3.2.1 EXECUTION UNIT

The MIPS32 M4K processor core execution unit implements a load/store architecture with single-cycle ALU operations (logical, shift, add, subtract) and an autonomous multiply/divide unit. The core contains thirty-two 32-bit General Purpose Registers (GPRs) used for integer operations and address calculation. One additional register file shadow set (containing thirty-two registers) is added to minimize context switching overhead during interrupt/exception processing. The register file consists of two read ports and one write port and is fully bypassed to minimize operation latency in the pipeline.

The execution unit includes:

- 32-bit adder used for calculating the data address
- Address unit for calculating the next instruction address
- Logic for branch determination and branch target address calculation
- Load aligner
- Bypass multiplexers used to avoid stalls when executing instruction streams where data producing instructions are followed closely by consumers of their results
- Leading Zero/One detect unit for implementing the CLZ and CLO instructions
- Arithmetic Logic Unit (ALU) for performing bit-wise logical operations
- Shifter and store aligner

### 3.2.2 MULTIPLY/DIVIDE UNIT (MDU)

MIPS32 M4K processor core includes a Multiply/Divide Unit (MDU) that contains a separate pipeline for multiply and divide operations. This pipeline operates in parallel with the Integer Unit (IU) pipeline and does not stall when the IU pipeline stalls. This allows MDU operations to be partially masked by system stalls and/or other integer unit instructions.

The high-performance MDU consists of a 32x16 booth recoded multiplier, result/accumulation registers (HI and LO), a divide state machine, and the necessary multiplexers and control logic. The first number shown ('32' of 32x16) represents the *rs* operand. The second number ('16' of 32x16) represents the *rt* operand. The PIC32 core only checks the value of the latter (*rt*) operand to determine how many times the operation must pass through the multiplier. The 16x16 and 32x16 operations pass through the multiplier once. A 32x32 operation passes through the multiplier twice.

The MDU supports execution of one 16x16 or 32x16 multiply operation every clock cycle; 32x32 multiply operations can be issued every other clock cycle. Appropriate interlocks are implemented to stall the issuance of back-to-back 32x32 multiply operations. The multiply operand size is automatically determined by logic built into the MDU.

Divide operations are implemented with a simple 1 bit per clock iterative algorithm. An early-in detection checks the sign extension of the dividend (*rs*) operand. If *rs* is 8 bits wide, 23 iterations are skipped. For a 16 bit wide *rs*, 15 iterations are skipped and for a 24 bit wide *rs*, 7 iterations are skipped. Any attempt to issue a subsequent MDU instruction while a divide is still active causes an IU pipeline stall until the divide operation is completed.

Table 3-1 lists the repeat rate (peak issue rate of cycles until the operation can be reissued) and latency (number of cycles until a result is available) for the PIC32 core multiply and divide instructions. The approximate latency and repeat rates are listed in terms of pipeline clocks.

**TABLE 3-1: MIPS32<sup>®</sup> M4K<sup>®</sup> CORE HIGH-PERFORMANCE INTEGER MULTIPLY/DIVIDE UNIT LATENCIES AND REPEAT RATES**

| Opcode                             | Operand Size (mul <i>rt</i> ) (div <i>rs</i> ) | Latency | Repeat Rate |
|------------------------------------|--|---------|-------------|
| MULT/MULTU, MADD/MADDU, MSUB/MSUBU | 16 bits  | 1       | 1           |
|                                    | 32 bits  | 2       | 2           |
| MUL                                | 16 bits  | 2       | 1           |
|                                    | 32 bits  | 3       | 2           |
| DIV/DIVU                           | 8 bits   | 12      | 11          |
|                                    | 16 bits  | 19      | 18          |
|                                    | 24 bits  | 26      | 25          |
|                                    | 32 bits  | 33      | 32          |

## 4.2 Control Registers

Register 4-1 through Register 4-8 are used for setting the RAM and Flash memory partitions for data and code.

**TABLE 4-2: BUS MATRIX REGISTER MAP**

| Virtual Address<br>(BF88_#) | Register<br>Name        | Bit Range | Bits            |       |       |       |       |           |      |      |      |          |      |                 |           |             |          |          | All<br>Resets |
|-----------------------------|-------------------------|-----------|-----------------|-------|-------|-------|-------|-----------|------|------|------|----------|------|-----------------|-----------|-------------|----------|----------|---------------|
|                             |                         |           | 31/15           | 30/14 | 29/13 | 28/12 | 27/11 | 26/10     | 25/9 | 24/8 | 23/7 | 22/6     | 21/5 | 20/4            | 19/3      | 18/2        | 17/1     | 16/0     |               |
| 2000                        | BMXCON <sup>(1)</sup>   | 31:16     | —               | —     | —     | —     | —     | BMXCHEDMA | —    | —    | —    | —        | —    | BMXERRIXI       | BMXERRICD | BMXERRDMA   | BMXERRDS | BMXERRIS | 001F          |
|                             |                         | 15:0      | —               | —     | —     | —     | —     | —         | —    | —    | —    | BMXWSDRM | —    | —               | —         | BMXARB<2:0> |          |          | 0041          |
| 2010                        | BMXDKPBA <sup>(1)</sup> | 31:16     | —               | —     | —     | —     | —     | —         | —    | —    | —    | —        | —    | —               | —         | —           | —        | —        | 0000          |
|                             |                         | 15:0      | BMXDKPBA<15:0>  |       |       |       |       |           |      |      |      |          |      |                 |           |             |          |          | 0000          |
| 2020                        | BMXDUDBA <sup>(1)</sup> | 31:16     | —               | —     | —     | —     | —     | —         | —    | —    | —    | —        | —    | —               | —         | —           | —        | —        | 0000          |
|                             |                         | 15:0      | BMXDUDBA<15:0>  |       |       |       |       |           |      |      |      |          |      |                 |           |             |          |          | 0000          |
| 2030                        | BMXDUPBA <sup>(1)</sup> | 31:16     | —               | —     | —     | —     | —     | —         | —    | —    | —    | —        | —    | —               | —         | —           | —        | —        | 0000          |
|                             |                         | 15:0      | BMXDUPBA<15:0>  |       |       |       |       |           |      |      |      |          |      |                 |           |             |          |          | 0000          |
| 2040                        | BMXDRMSZ                | 31:16     | BMXDRMSZ<31:0>  |       |       |       |       |           |      |      |      |          |      |                 |           |             |          |          | xxxx          |
|                             |                         | 15:0      | BMXDRMSZ<31:0>  |       |       |       |       |           |      |      |      |          |      |                 |           |             |          |          | xxxx          |
| 2050                        | BMXPUPBA <sup>(1)</sup> | 31:16     | —               | —     | —     | —     | —     | —         | —    | —    | —    | —        | —    | BMXPUPBA<19:16> |           |             |          |          | 0000          |
|                             |                         | 15:0      | BMXPUPBA<15:0>  |       |       |       |       |           |      |      |      |          |      |                 |           |             |          |          | 0000          |
| 2060                        | BMXPFMSZ                | 31:16     | BMXPFMSZ<31:0>  |       |       |       |       |           |      |      |      |          |      |                 |           |             |          |          | xxxx          |
|                             |                         | 15:0      | BMXPFMSZ<31:0>  |       |       |       |       |           |      |      |      |          |      |                 |           |             |          |          | xxxx          |
| 2070                        | BMXBOOTSZ               | 31:16     | BMXBOOTSZ<31:0> |       |       |       |       |           |      |      |      |          |      |                 |           |             |          |          | 0000          |
|                             |                         | 15:0      | BMXBOOTSZ<31:0> |       |       |       |       |           |      |      |      |          |      |                 |           |             |          |          | 3000          |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note 1:** This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See **Section 12.1.1 “CLR, SET and INV Registers”** for more information.


# PIC32MX5XX/6XX/7XX

---

NOTES:

# PIC32MX5XX/6XX/7XX

**FIGURE 14-2: TIMER2/3 AND TIMER4/5 BLOCK DIAGRAM (32-BIT)**



## REGISTER 21-1: PMCON: PARALLEL PORT CONTROL REGISTER

| Bit Range | Bit 31/23/15/7                   | Bit 30/22/14/6              | Bit 29/21/13/5 | Bit 28/20/12/4       | Bit 27/19/11/3               | Bit 26/18/10/2  | Bit 25/17/9/1   | Bit 24/16/8/0 |
|-----------|----------------------------------|-----------------------------|----------------|----------------------|------------------------------|-----------------|-----------------|---------------|
| 31:24     | U-0<br>—                         | U-0<br>—                    | U-0<br>—       | U-0<br>—             | U-0<br>—                     | U-0<br>—        | U-0<br>—        | U-0<br>—      |
| 23:16     | U-0<br>—                         | U-0<br>—                    | U-0<br>—       | U-0<br>—             | U-0<br>—                     | U-0<br>—        | U-0<br>—        | U-0<br>—      |
| 15:8      | R/W-0<br>ON <sup>(1)</sup>       | U-0<br>—                    | R/W-0<br>SIDL  | R/W-0<br>ADRMUX<1:0> | R/W-0<br>PMP TTL             | R/W-0<br>PTWREN | R/W-0<br>PTRDEN | R/W-0<br>RDSP |
| 7:0       | R/W-0<br>CSF<1:0> <sup>(2)</sup> | R/W-0<br>ALP <sup>(2)</sup> | R/W-0<br>—     | U-0<br>—             | R/W-0<br>CS1P <sup>(2)</sup> | U-0<br>—        | R/W-0<br>WRSP   | R/W-0<br>RDSP |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-16 **Unimplemented:** Read as '0'

bit 15 **ON:** Parallel Master Port Enable bit<sup>(1)</sup>

1 = PMP is enabled

0 = PMP is disabled, no off-chip access performed

bit 14 **Unimplemented:** Read as '0'

bit 13 **SIDL:** Stop in Idle Mode bit

1 = Discontinue module operation when device enters Idle mode

0 = Continue module operation when device enters Idle mode

bit 12-11 **ADRMUX<1:0>:** Address/Data Multiplexing Selection bits

11 = All 16 bits of address are multiplexed on PMD<15:0> pins

10 = All 16 bits of address are multiplexed on PMD<7:0> pins

01 = Lower 8 bits of address are multiplexed on PMD<7:0> pins, upper bits are on PMA<15:8>

00 = Address and data appear on separate pins

bit 10 **PMP TTL:** PMP Module TTL Input Buffer Select bit

1 = PMP module uses TTL input buffers

0 = PMP module uses Schmitt Trigger input buffer

bit 9 **PTWREN:** Write Enable Strobe Port Enable bit

1 = PMWR/PMENB port is enabled

0 = PMWR/PMENB port is disabled

bit 8 **PTRDEN:** Read/Write Strobe Port Enable bit

1 = PMRD/PMWR port is enabled

0 = PMRD/PMWR port is disabled

bit 7-6 **CSF<1:0>:** Chip Select Function bits<sup>(2)</sup>

11 = Reserved

10 = PMCS2 and PMCS1 function as Chip Select

01 = PMCS2 functions as Chip Select, PMCS1 functions as address bit 14

00 = PMCS2 and PMCS1 function as address bits 15 and 14<sup>(2)</sup>

bit 5 **ALP:** Address Latch Polarity bit<sup>(2)</sup>

1 = Active-high (PMALL and PMALH)

0 = Active-low (PMALL and PMALH)

bit 4 **Unimplemented:** Read as '0'

**Note 1:** When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSClk cycle immediately following the instruction that clears the module's ON control bit.

**2:** These bits have no effect when their corresponding pins are used as address lines.

## REGISTER 22-1: RTCCON: RTC CONTROL REGISTER

| Bit Range | Bit 31/23/15/7          | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3         | Bit 26/18/10/2 | Bit 25/17/9/1          | Bit 24/16/8/0 |
|-----------|-------------------------|----------------|----------------|----------------|------------------------|----------------|------------------------|---------------|
| 31:24     | U-0                     | U-0            | U-0            | U-0            | U-0                    | U-0            | R/W-0                  | R/W-0         |
|           | —                       | —              | —              | —              | —                      | —              | CAL<9:8>               |               |
| 23:16     | R/W-0                   | R/W-0          | R/W-0          | R/W-0          | R/W-0                  | R/W-0          | R/W-0                  | R/W-0         |
|           | CAL<7:0>                |                |                |                |                        |                |                        |               |
| 15:8      | R/W-0                   | U-0            | R/W-0          | U-0            | U-0                    | U-0            | U-0                    | U-0           |
|           | ON <sup>(1,2)</sup>     | —              | SIDL           | —              | —                      | —              | —                      | —             |
| 7:0       | R/W-0                   | R-0            | U-0            | U-0            | R/W-0                  | R-0            | R-0                    | R/W-0         |
|           | RTSECSEL <sup>(3)</sup> | RTCCLKON       | —              | —              | RTCWREN <sup>(4)</sup> | RTCSYNC        | HALFSEC <sup>(5)</sup> | RTCOE         |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-26 **Unimplemented:** Read as '0'

bit 25-16 **CAL<9:0>:** RTC Drift Calibration bits, which contain a signed 10-bit integer value

1111111111 = Minimum negative adjustment, subtracts 1 RTC clock pulse every one minute

•

•

•

1000000000 = Maximum negative adjustment, subtracts 512 clock pulses every one minute

0111111111 = Maximum positive adjustment, adds 511 RTC clock pulses every one minute

•

•

•

0000000001 = Minimum positive adjustment, adds 1 RTC clock pulse every one minute

0000000000 = No adjustment

bit 15 **ON:** RTCC On bit<sup>(1,2)</sup>

1 = RTCC module is enabled

0 = RTCC module is disabled

bit 14 **Unimplemented:** Read as '0'

bit 13 **SIDL:** Stop in Idle Mode bit

1 = Disables the PBCLK to the RTCC when CPU enters in Idle mode

0 = Continue normal operation in Idle mode

bit 12-8 **Unimplemented:** Read as '0'

bit 7 **RTSECSEL:** RTCC Seconds Clock Output Select bit<sup>(3)</sup>

1 = RTCC Seconds Clock is selected for the RTCC pin

0 = RTCC Alarm Pulse is selected for the RTCC pin

bit 6 **RTCCLKON:** RTCC Clock Enable Status bit

1 = RTCC Clock is actively running

0 = RTCC Clock is not running

bit 5-4 **Unimplemented:** Read as '0'

**Note 1:** The ON bit is only writable when RTCWREN = 1.

**2:** When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSClk cycle immediately following the instruction that clears the module's ON bit.

**3:** Requires RTCOE = 1 (RTCCON<0>) for the output to be active.

**4:** The RTCWREN bit can only be set when the write sequence is enabled.

**5:** This bit is read-only. It is cleared to '0' on a write to the seconds bit fields (RTCTIME<14:8>).

**Note:** This register is only reset on a Power-on Reset (POR).



## REGISTER 22-3: RTCTIME: RTC TIME VALUE REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x         | R/W-x         |
|           | HR10<3:0>      |                |                |                | HR01<3:0>      |                |               |               |
| 23:16     | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x         | R/W-x         |
|           | MIN10<3:0>     |                |                |                | MIN01<3:0>     |                |               |               |
| 15:8      | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x         | R/W-x         |
|           | SEC10<3:0>     |                |                |                | SEC01<3:0>     |                |               |               |
| 7:0       | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-28 **HR10<3:0>**: Binary-Coded Decimal Value of Hours bits, 10 digits; contains a value from 0 to 2

bit 27-24 **HR01<3:0>**: Binary-Coded Decimal Value of Hours bits, 1 digit; contains a value from 0 to 9

bit 23-20 **MIN10<3:0>**: Binary-Coded Decimal Value of Minutes bits, 10 digits; contains a value from 0 to 5

bit 19-16 **MIN01<3:0>**: Binary-Coded Decimal Value of Minutes bits, 1 digit; contains a value from 0 to 9

bit 15-12 **SEC10<3:0>**: Binary-Coded Decimal Value of Seconds bits, 10 digits; contains a value from 0 to 5

bit 11-8 **SEC01<3:0>**: Binary-Coded Decimal Value of Seconds bits, 1 digit; contains a value from 0 to 9

bit 7-0 **Unimplemented**: Read as '0'

**Note:** This register is only writable when RTCWREN = 1 (RTCCON<3>).

# PIC32MX5XX/6XX/7XX

**REGISTER 22-4: RTCDATE: RTC DATE VALUE REGISTER**

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x         | R/W-x         |
|           | YEAR10<3:0>    |                |                |                | YEAR01<3:0>    |                |               |               |
| 23:16     | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x         | R/W-x         |
|           | MONTH10<3:0>   |                |                |                | MONTH01<3:0>   |                |               |               |
| 15:8      | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x         | R/W-x         |
|           | DAY10<3:0>     |                |                |                | DAY01<3:0>     |                |               |               |
| 7:0       | U-0            | U-0            | U-0            | U-0            | R/W-x          | R/W-x          | R/W-x         | R/W-x         |
|           | —              | —              | —              | —              | WDAY01<3:0>    |                |               |               |

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-28 **YEAR10<3:0>**: Binary-Coded Decimal Value of Years bits, 10 digits

bit 27-24 **YEAR01<3:0>**: Binary-Coded Decimal Value of Years bits, 1 digit

bit 23-20 **MONTH10<3:0>**: Binary-Coded Decimal Value of Months bits, 10 digits; contains a value from 0 to 1

bit 19-16 **MONTH01<3:0>**: Binary-Coded Decimal Value of Months bits, 1 digit; contains a value from 0 to 9

bit 15-12 **DAY10<3:0>**: Binary-Coded Decimal Value of Days bits, 10 digits; contains a value from 0 to 3

bit 11-8 **DAY01<3:0>**: Binary-Coded Decimal Value of Days bits, 1 digit; contains a value from 0 to 9

bit 7-4 **Unimplemented**: Read as '0'

bit 3-0 **WDAY01<3:0>**: Binary-Coded Decimal Value of Weekdays bits, 1 digit; contains a value from 0 to 6

**Note:** This register is only writable when RTCWREN = 1 (RTCCON<3>).

# PIC32MX5XX/6XX/7XX

## REGISTER 22-6: ALRMDATE: ALARM DATE VALUE REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 23:16     | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x         | R/W-x         |
|           | MONTH10<3:0>   |                |                |                | MONTH01<3:0>   |                |               |               |
| 15:8      | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x         | R/W-x         |
|           | DAY10<1:0>     |                |                |                | DAY01<3:0>     |                |               |               |
| 7:0       | U-0            | U-0            | U-0            | U-0            | R/W-x          | R/W-x          | R/W-x         | R/W-x         |
|           | —              | —              | —              | —              | WDAY01<3:0>    |                |               |               |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-24 **Unimplemented:** Read as '0'

bit 23-20 **MONTH10<3:0>:** Binary Coded Decimal value of months bits, 10 digits; contains a value from 0 to 1

bit 19-16 **MONTH01<3:0>:** Binary Coded Decimal value of months bits, 1 digit; contains a value from 0 to 9

bit 15-12 **DAY10<3:0>:** Binary Coded Decimal value of days bits, 10 digits; contains a value from 0 to 3

bit 11-8 **DAY01<3:0>:** Binary Coded Decimal value of days bits, 1 digit; contains a value from 0 to 9

bit 7-4 **Unimplemented:** Read as '0'

bit 3-0 **WDAY01<3:0>:** Binary Coded Decimal value of weekdays bits, 1 digit; contains a value from 0 to 6

# PIC32MX5XX/6XX/7XX

## REGISTER 24-22: CiFIFOUn: CAN FIFO USER ADDRESS REGISTER 'n' (n = 0 THROUGH 31)

| Bit Range | Bit 31/23/15/7  | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1      | Bit 24/16/8/0      |
|-----------|-----------------|----------------|----------------|----------------|----------------|----------------|--------------------|--------------------|
| 31:24     | R-x             | R-x            | R-x            | R-x            | R-x            | R-x            | R-x                | R-x                |
|           | CiFIFOUn<31:24> |                |                |                |                |                |                    |                    |
| 23:16     | R-x             | R-x            | R-x            | R-x            | R-x            | R-x            | R-x                | R-x                |
|           | CiFIFOUn<23:16> |                |                |                |                |                |                    |                    |
| 15:8      | R-x             | R-x            | R-x            | R-x            | R-x            | R-x            | R-x                | R-x                |
|           | CiFIFOUn<15:8>  |                |                |                |                |                |                    |                    |
| 7:0       | R-x             | R-x            | R-x            | R-x            | R-x            | R-x            | R-0 <sup>(1)</sup> | R-0 <sup>(1)</sup> |
|           | CiFIFOUn<7:0>   |                |                |                |                |                |                    |                    |

### Legend:

R = Readable bit      W = Writable bit      U = Unimplemented bit, read as '0'  
-n = Value at POR      '1' = Bit is set      '0' = Bit is cleared      x = Bit is unknown

bit 31-0 **CiFIFOUn<31:0>**: CAN FIFO User Address bits

TXEN = 1: (FIFO configured as a transmit buffer)

A read of this register will return the address where the next message is to be written (FIFO head).

TXEN = 0: (FIFO configured as a receive buffer)

A read of this register will return the address where the next message is to be read (FIFO tail).

**Note 1:** This bit will always read '0', which forces byte-alignment of messages.

**Note:** This register is not guaranteed to read correctly in Configuration mode, and should only be accessed when the module is not in Configuration mode.

## REGISTER 24-23: CiFIFOCIN: CAN MODULE MESSAGE INDEX REGISTER 'n' (n = 0 THROUGH 31)

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 23:16     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 15:8      | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 7:0       | U-0            | U-0            | U-0            | R-0            | R-0            | R-0            | R-0           | R-0           |
|           | —              | —              | —              | CiFIFOCIN<4:0> |                |                |               |               |

### Legend:

R = Readable bit      W = Writable bit      U = Unimplemented bit, read as '0'  
-n = Value at POR      '1' = Bit is set      '0' = Bit is cleared      x = Bit is unknown

bit 31-5 **Unimplemented:** Read as '0'

bit 4-0 **CiFIFOCIN<4:0>**: CAN Side FIFO Message Index bits

TXEN = 1: (FIFO configured as a transmit buffer)

A read of this register will return an index to the message that the FIFO will next attempt to transmit.

TXEN = 0: (FIFO configured as a receive buffer)

A read of this register will return an index to the message that the FIFO will use to save the next message.

## 25.1 Control Registers

**TABLE 25-5: ETHERNET CONTROLLER REGISTER SUMMARY FOR PIC32MX664F064H, PIC32MX664F128H, PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256H, PIC32MX675F512H, PIC32MX695F512H, PIC32MX775F256H, PIC32MX775F512H, PIC32MX795F512H, PIC32MX695F512L, PIC32MX675F256L, PIC32MX675F512L, PIC32MX764F128H, PIC32MX764F128L, PIC32MX775F256L, PIC32MX775F512L AND PIC32MX795F512L DEVICES**

| Virtual Address<br>(BF88_#) | Register<br>Name <sup>(1)</sup> | Bit Range | Bits            |              |              |       |             |              |              |              |              |               |               |        |              |               |               | All Resets    |      |
|-----------------------------|---------------------------------|-----------|-----------------|--------------|--------------|-------|-------------|--------------|--------------|--------------|--------------|---------------|---------------|--------|--------------|---------------|---------------|---------------|------|
|                             |                                 |           | 31/15           | 30/14        | 29/13        | 28/12 | 27/11       | 26/10        | 25/9         | 24/8         | 23/7         | 22/6          | 21/5          | 20/4   | 19/3         | 18/2          | 17/1          |               | 16/0 |
| 9000                        | ETHCON1                         | 31:16     | PTV<15:0>       |              |              |       |             |              |              |              |              |               |               |        |              |               |               | 0000          |      |
|                             |                                 | 15:0      | ON              | —            | SIDL         | —     | —           | —            | TXRTS        | RXEN         | AUTOFC       | —             | —             | MANFC  | —            | —             | —             | BUFCDEC       | 0000 |
| 9010                        | ETHCON2                         | 31:16     | —               | —            | —            | —     | —           | —            | —            | —            | —            | —             | —             | —      | —            | —             | —             | —             | 0000 |
|                             |                                 | 15:0      | —               | —            | —            | —     | —           | RXBUFSZ<6:0> |              |              |              |               |               |        | —            | —             | —             | —             | 0000 |
| 9020                        | ETHTXST                         | 31:16     | TXSTADDR<31:16> |              |              |       |             |              |              |              |              |               |               |        |              |               |               | 0000          |      |
|                             |                                 | 15:0      | TXSTADDR<15:2>  |              |              |       |             |              |              |              |              |               |               |        |              | —             | —             | —             | —    |
| 9030                        | ETHRXST                         | 31:16     | RXSTADDR<31:16> |              |              |       |             |              |              |              |              |               |               |        |              |               |               | 0000          |      |
|                             |                                 | 15:0      | RXSTADDR<15:2>  |              |              |       |             |              |              |              |              |               |               |        |              | —             | —             | —             | —    |
| 9040                        | ETHHT0                          | 31:16     | HT<31:0>        |              |              |       |             |              |              |              |              |               |               |        |              |               |               | 0000          |      |
|                             |                                 | 15:0      |                 |              |              |       |             |              |              |              |              |               |               |        |              |               |               | 0000          |      |
| 9050                        | ETHHT1                          | 31:16     | HT<63:32>       |              |              |       |             |              |              |              |              |               |               |        |              |               |               | 0000          |      |
|                             |                                 | 15:0      |                 |              |              |       |             |              |              |              |              |               |               |        |              |               |               | 0000          |      |
| 9060                        | ETHPMM0                         | 31:16     | PMM<31:0>       |              |              |       |             |              |              |              |              |               |               |        |              |               |               | 0000          |      |
|                             |                                 | 15:0      |                 |              |              |       |             |              |              |              |              |               |               |        |              |               |               | 0000          |      |
| 9070                        | ETHPMM1                         | 31:16     | PMM<63:32>      |              |              |       |             |              |              |              |              |               |               |        |              |               |               | 0000          |      |
|                             |                                 | 15:0      |                 |              |              |       |             |              |              |              |              |               |               |        |              |               |               | 0000          |      |
| 9080                        | ETHPMCS                         | 31:16     | —               | —            | —            | —     | —           | —            | —            | —            | —            | —             | —             | —      | —            | —             | —             | —             | 0000 |
|                             |                                 | 15:0      | PMCS<15:0>      |              |              |       |             |              |              |              |              |               |               |        |              |               |               | 0000          |      |
| 9090                        | ETHPMO                          | 31:16     | —               | —            | —            | —     | —           | —            | —            | —            | —            | —             | —             | —      | —            | —             | —             | —             | 0000 |
|                             |                                 | 15:0      | PMO<15:0>       |              |              |       |             |              |              |              |              |               |               |        |              |               |               | 0000          |      |
| 90A0                        | ETHRXFC                         | 31:16     | —               | —            | —            | —     | —           | —            | —            | —            | —            | —             | —             | —      | —            | —             | —             | —             | 0000 |
|                             |                                 | 15:0      | HTEN            | MPEN         | —            | NOTPM | PMMODE<3:0> |              |              |              | CRC<br>ERREN | CRC<br>OKEN   | RUNT<br>ERREN | RUNTEN | UCEN         | NOT<br>MEEN   | MCEN          | BCEN          | 0000 |
| 90B0                        | ETHRXWM                         | 31:16     | —               | —            | —            | —     | —           | —            | —            | RXFWM<7:0>   |              |               |               |        |              |               |               |               | 0000 |
|                             |                                 | 15:0      | —               | —            | —            | —     | —           | —            | —            | RXEWM<7:0>   |              |               |               |        |              |               |               |               | 0000 |
| 90C0                        | ETHIEN                          | 31:16     | —               | —            | —            | —     | —           | —            | —            | —            | —            | —             | —             | —      | —            | —             | —             | —             | 0000 |
|                             |                                 | 15:0      | —               | TX<br>BUSEIE | RX<br>BUSEIE | —     | —           | —            | EW<br>MARKIE | FW<br>MARKIE | RX<br>DONEIE | PK<br>TPENDIE | RX<br>ACTIE   | —      | TX<br>DONEIE | TX<br>ABORTIE | RX<br>BUFNAIE | RX<br>OVFLWIE | 0000 |
| 90D0                        | ETHIRQ                          | 31:16     | —               | —            | —            | —     | —           | —            | —            | —            | —            | —             | —             | —      | —            | —             | —             | —             | 0000 |
|                             |                                 | 15:0      | —               | TXBUSE       | RXBUSE       | —     | —           | —            | EWMARK       | FWMARK       | RXDONE       | PKTPEND       | RXACT         | —      | TXDONE       | TXABORT       | RXBUFNA       | RXOVFLW       | 0000 |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note 1:** All registers in this table (with the exception of ETHSTAT) have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See **Section 12.1.1 "CLR, SET and INV Registers"** for more information.

**Note 2:** Reset values default to the factory programmed value.

## 29.0 SPECIAL FEATURES

**Note:** This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 33. “Programming and Diagnostics”** (DS60001129) in the *“PIC32 Family Reference Manual”*, which are available from the Microchip web site ([www.microchip.com/PIC32](http://www.microchip.com/PIC32)).

The PIC32MX5XX/6XX/7XX family of devices include several features intended to maximize application flexibility and reliability and minimize cost through elimination of external components. Key features include:


- Flexible device configuration
- Watchdog Timer (WDT)
- Joint Test Action Group (JTAG) interface
- In-Circuit Serial Programming™ (ICSP™)

### 29.1 Configuration Bits

The Configuration bits can be programmed using the following registers to select various device configurations.

- DEVCFG0: Device Configuration Word 0
- DEVCFG1: Device Configuration Word 1
- DEVCFG2: Device Configuration Word 2
- DEVCFG3: Device Configuration Word 3
- DEVID: Device and Revision ID Register

**FIGURE 32-9: OCx/PWM MODULE TIMING CHARACTERISTICS**



**TABLE 32-27: SIMPLE OCx/PWM MODE TIMING REQUIREMENTS**

| AC CHARACTERISTICS |                  |                                | Standard Operating Conditions: 2.3V to 3.6V<br>(unless otherwise stated)<br>Operating temperature -40°C ≤ TA ≤ +85°C for Industrial<br>-40°C ≤ TA ≤ +105°C for V-Temp |                        |     |       |            |
|--------------------|------------------|--------------------------------|---|------------------------|-----|-------|------------|
| Param No.          | Symbol           | Characteristics <sup>(1)</sup> | Min   | Typical <sup>(2)</sup> | Max | Units | Conditions |
| OC15               | T <sub>FD</sub>  | Fault Input to PWM I/O Change  | —   | —                      | 50  | ns    | —          |
| OC20               | T <sub>FLT</sub> | Fault Input Pulse Width        | 50  | —                      | —   | ns    | —          |

**Note 1:** These parameters are characterized, but not tested in manufacturing.

**2:** Data in “Typical” column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

# PIC32MX5XX/6XX/7XX

**TABLE 32-36: ADC MODULE SPECIFICATIONS**

| AC CHARACTERISTICS   |           |  | Standard Operating Conditions (see Note 5): 2.5V to 3.6V<br>(unless otherwise stated)<br>Operating temperature -40°C ≤ TA ≤ +85°C for Industrial<br>-40°C ≤ TA ≤ +105°C for V-Temp |          |                            |          |  |
|--|-----------|--|--|----------|----------------------------|----------|--|
| Param. No.   | Symbol    | Characteristics                                | Min.   | Typical  | Max.                       | Units    | Conditions   |
| <b>Device Supply</b>   |           |  |  |          |                            |          |  |
| AD01   | AVDD      | Module VDD Supply                              | Greater of VDD – 0.3 or 2.5  | —        | Lesser of VDD + 0.3 or 3.6 | V        | —  |
| AD02   | AVSS      | Module Vss Supply                              | Vss  | —        | Vss + 0.3                  | V        | —  |
| <b>Reference Inputs</b>                                      |           |  |  |          |                            |          |  |
| AD05<br>AD05a  | VREFH     | Reference Voltage High                         | AVSS + 2.0<br>2.5  | —<br>—   | AVDD<br>3.6                | V<br>V   | (Note 1)<br>VREFH = AVDD (Note 3)  |
| AD06   | VREFL     | Reference Voltage Low                          | AVSS   | —        | VREFH – 2.0                | V        | (Note 1)   |
| AD07   | VREF      | Absolute Reference Voltage (VREFH – VREFL)     | 2.0  | —        | AVDD                       | V        | (Note 3)   |
| AD08<br>AD08a  | IREF      | Current Drain                                  | —<br>—   | 250<br>— | 400<br>3                   | μA<br>μA | ADC operating<br>ADC off   |
| <b>Analog Input</b>  |           |  |  |          |                            |          |  |
| AD12   | VINH-VINL | Full-Scale Input Span                          | VREFL  | —        | VREFH                      | V        | —  |
| AD13   | VINL      | Absolute VINL Input Voltage                    | AVSS – 0.3   | —        | AVDD/2                     | V        | —  |
| AD14   | VIN       | Absolute Input Voltage                         | AVSS – 0.3   | —        | AVDD + 0.3                 | V        | —  |
| AD15   |           | Leakage Current                                | —  | ±0.001   | ±0.610                     | μA       | VINL = AVSS = VREFL = 0V,<br>AVDD = VREFH = 3.3V<br>Source Impedance = 10 kΩ |
| AD17   | RIN       | Recommended Impedance of Analog Voltage Source | —  | —        | 5K                         | Ω        | (Note 1)   |
| <b>ADC Accuracy – Measurements with External VREF+/VREF-</b> |           |  |  |          |                            |          |  |
| AD20c  | Nr        | Resolution                                     | 10 data bits   |          |                            | bits     | —  |
| AD21c  | INL       | Integral Nonlinearity                          | > -1   | —        | < 1                        | LSb      | VINL = AVSS = VREFL = 0V,<br>AVDD = VREFH = 3.3V                             |
| AD22c  | DNL       | Differential Nonlinearity                      | > -1   | —        | < 1                        | LSb      | VINL = AVSS = VREFL = 0V,<br>AVDD = VREFH = 3.3V<br>(Note 2)                 |
| AD23c  | GERR      | Gain Error                                     | > -1   | —        | < 1                        | LSb      | VINL = AVSS = VREFL = 0V,<br>AVDD = VREFH = 3.3V                             |
| AD24c  | EOFF      | Offset Error                                   | > -1   | —        | < 1                        | LSb      | VINL = AVSS = 0V,<br>AVDD = 3.3V   |
| AD25c  | —         | Monotonicity                                   | —  | —        | —                          | —        | Guaranteed   |

**Note 1:** These parameters are not characterized or tested in manufacturing.

**2:** With no missing codes.


**3:** These parameters are characterized, but not tested in manufacturing.

**4:** Characterized with a 1 kHz sine wave.

**5:** The ADC module is functional at VBORMIN < VDD < 2.5V, but with degraded performance. Unless otherwise stated, module functionality is tested, but not characterized.




**FIGURE 32-24: ANALOG-TO-DIGITAL CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS**  
(ASAM = 1, SSRC<2:0> = 111, SAMC<4:0> = 00001)



# PIC32MX5XX/6XX/7XX

**FIGURE 32-27: PARALLEL MASTER PORT WRITE TIMING DIAGRAM**



**TABLE 32-41: PARALLEL MASTER PORT WRITE TIMING REQUIREMENTS**


| AC CHARACTERISTICS |         |   | Standard Operating Conditions: 2.3V to 3.6V<br>(unless otherwise stated)<br>Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for Industrial<br>$-40^{\circ}\text{C} \leq T_A \leq +105^{\circ}\text{C}$ for V-Temp |         |      |       |            |
|--------------------|---------|---|---|---------|------|-------|------------|
| Param. No.         | Symbol  | Characteristics <sup>(1)</sup>                                      | Min.  | Typical | Max. | Units | Conditions |
| PM11               | TWR     | PMWR Pulse Width  | —   | 1 TPB   | —    | —     | —          |
| PM12               | TDVSU   | Data Out Valid before PMWR or PMENB goes Inactive (data setup time) | —   | 2 TPB   | —    | —     | —          |
| PM13               | TDVHOLD | PMWR or PMEMB Invalid to Data Out Invalid (data hold time)          | —   | 1 TPB   | —    | —     | —          |

**Note 1:** These parameters are characterized, but not tested in manufacturing.

# PIC32MX5XX/6XX/7XX

100-Lead Plastic Thin Quad Flatpack (PF) - 14x14x1 mm Body 2.00 mm Footprint [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



|                           | Units | MILLIMETERS |          |      |
|---------------------------|-------|-------------|----------|------|
|                           |       | MIN         | NOM      | MAX  |
| Dimension Limits          |       |             |          |      |
| Contact Pitch             | E     |             | 0.50 BSC |      |
| Contact Pad Spacing       | C1    |             | 15.40    |      |
| Contact Pad Spacing       | C2    |             | 15.40    |      |
| Contact Pad Width (X100)  | X1    |             |          | 0.30 |
| Contact Pad Length (X100) | Y1    |             |          | 1.50 |
| Distance Between Pads     | G     | 0.20        |          |      |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2110B

## APPENDIX A: MIGRATING FROM PIC32MX3XX/4XX TO PIC32MX5XX/6XX/7XX DEVICES

This appendix provides an overview of considerations for migrating from PIC32MX3XX/4XX devices to the PIC32MX5XX/6XX/7XX family of devices. The code developed for the PIC32MX3XX/4XX devices can be ported to the PIC32MX5XX/6XX/7XX devices after making the appropriate changes outlined below.

### A.1 DMA

PIC32MX5XX/6XX/7XX devices do not support stopping DMA transfers in Idle mode.

### A.2 Interrupts

PIC32MX5XX/6XX/7XX devices have persistent interrupts for some of the peripheral modules. This means that the interrupt condition for these peripherals must be cleared before the interrupt flag can be cleared.

For example, to clear a UART receive interrupt, the user application must first read the UART Receive register to clear the interrupt condition and then clear the associated UxIF flag to clear the pending UART interrupt. In other words, the UxIF flag cannot be cleared by software until the UART Receive register is read.

Table A-1 outlines the peripherals and associated interrupts that are implemented differently on PIC32MX5XX/6XX/7XX versus PIC32MX3XX/4XX devices.

In addition, on the SPI module, the IRQ numbers for the receive done interrupts were changed from 25 to 24 and the transfer done interrupts were changed from 24 to 25.

**TABLE A-1: PIC32MX3XX/4XX VERSUS PIC32MX5XX/6XX/7XX INTERRUPT IMPLEMENTATION DIFFERENCES**

| Module        | Interrupt Implementation  |
|---------------|---|
| Input Capture | To clear an interrupt source, read the Buffer Result (ICxBUF) register to obtain the number of capture results in the buffer that are below the interrupt threshold (specified by ICI<1:0> bits).   |
| SPI           | Receive and transmit interrupts are controlled by the SRXISEL<1:0> and STXISEL<1:0> bits, respectively. To clear an interrupt source, data must be written to, or read from, the SPIxBUF register to obtain the number of data to receive/transmit below the level specified by the SRXISEL<1:0> and STXISEL<1:0> bits.   |
| UART          | TX interrupt will be generated as soon as the UART module is enabled. Receive and transmit interrupts are controlled by the URXISEL<1:0> and UTXISEL<1:0> bits, respectively. To clear an interrupt source, data must be read from, or written to, the UxRXREG or UxTXREG registers to obtain the number of data to receive/transmit below the level specified by the URXISEL<1:0> and UTXISEL<1:0> bits. |
| ADC           | All samples must be read from the result registers (ADC1BUFx) to clear the interrupt source.  |
| PMP           | To clear an interrupt source, read the Parallel Master Port Data Input/Output (PMDIN/PMDOUT) register.  |

# PIC32MX5XX/6XX/7XX

**TABLE B-4: SECTION UPDATES (CONTINUED)**

| Section Name   | Update Description   |
|--|--|
| <b>7.0 “Interrupt Controller”</b>  | <ul style="list-style-type: none"> <li>Updated the following Interrupt Sources in Table 7-1: <ul style="list-style-type: none"> <li>Changed IC2AM – I2C4 Master Event to: IC4M – I2C4 Master Event</li> <li>Changed IC3AM – I2C5 Master Event to: IC5M – I2C4 Master Event</li> <li>Changed U1E – UART1A Error to: U1E – UART1 Error</li> <li>Changed U4E – UART1B Error to: U4E – UART4 Error</li> <li>Changed U1RX – UART1A Receiver to: U1RX – UART1 Receiver</li> <li>Changed U4RX – UART1B Receiver to: U4RX – UART4 Receiver</li> <li>Changed U1TX – UART1A Transmitter to: U1TX – UART1 Transmitter</li> <li>Changed U4TX – UART1B Transmitter to: U4TX – UART4 Transmitter</li> <li>Changed U6E – UART2B Error to: U6E – UART6 Error</li> <li>Changed U6RX – UART2B Receiver to: U6RX – UART6 Receiver</li> <li>Changed U6TX – UART2B Transmitter to: U6TX – UART6 Transmitter</li> <li>Changed U5E – UART3B Error to: U5E – UART5 Error</li> <li>Changed U5RX – UART3B Receiver to: U5RX – UART5 Receiver</li> <li>Changed U5TX – UART3B Transmitter to: U5TX – UART5 Transmitter</li> </ul> </li> </ul>  |
| <b>1.0 “Oscillator Configuration”</b>  | Updated Figure 1-1   |
| <b>1.0 “Output Compare”</b>  | Updated Figure 1-1   |
| <b>1.0 “Ethernet Controller”</b>   | Added a note on using the Ethernet controller pins (see note above Table 1-3)  |
| <b>1.0 “Comparator Voltage Reference (CVREF)”</b>                                | Updated the note in Figure 1-1   |
| <b>1.0 “Special Features”</b>  | <p>Updated the bit description for bit 10 in Register 1-2</p> <p>Added notes 1 and 2 to Register 1-4</p>   |
| <b>1.0 “Electrical Characteristics”</b>  | <p>Updated the Absolute Maximum Ratings:</p> <ul style="list-style-type: none"> <li>Voltage on any 5V tolerant pin with respect to VSS when VDD &lt; 2.3V - 0.3V to +3.6V was updated</li> <li>Voltage on VBUS with respect to VSS - 0.3V to +5.5V was added</li> </ul> <p>Updated the maximum value of DC16 as 2.1 in Table 1-4</p> <p>Updated the Typical values for the following parameters: DC20b, DC20c, DC21c, DC22c and DC23c (see Table 1-5)</p> <p>Updated Table 1-11:</p> <ul style="list-style-type: none"> <li>Removed the following DC Characteristics: Programming temperature <math>0^{\circ}\text{C} \leq \text{TA} \leq +70^{\circ}\text{C}</math> (25°C recommended)</li> <li>Updated the Minimum value for the Parameter number D131 as 2.3</li> <li>Removed the Conditions for the following Parameter numbers: D130, D131, D132, D135, D136 and D137</li> <li>Updated the condition for the parameter number D130a and D132a</li> </ul> <p>Updated the Minimum, Typical and Maximum values for parameter D305 in Table 1-13</p> <p>Added note 2 to Table 1-18</p> <p>Updated the Minimum and Maximum values for parameter F20b (see Table 1-19)</p> <p>Updated the following figures:</p> <ul style="list-style-type: none"> <li>Figure 1-4</li> <li>Figure 1-9</li> <li>Figure 1-22</li> <li>Figure 1-23</li> </ul> |
| <b>Appendix A: “Migrating from PIC32MX3XX/4XX to PIC32MX5XX/6XX/7XX Devices”</b> | Removed the A.3 Pin Assignments sub-section.   |