



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	LINbus, UART/USART
Peripherals	Brown-out Detect/Reset, LCD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 11x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1906-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.0 MEMORY ORGANIZATION

These devices contain the following types of memory:

- Program Memory
 - Configuration Words
 - Device ID
 - User ID
 - Flash Program Memory
- Data Memory
 - Core Registers
 - Special Function Registers
 - General Purpose RAM
 - Common RAM

The following features are associated with access and control of program memory and data memory:

- PCL and PCLATH
- Stack
- Indirect Addressing

TABLE 3-1: DEVICE SIZES AND ADDRESSES

Device	Program Memory Space (Words)	Last Program Memory Address	High-Endurance Flash Memory Address Range ⁽¹⁾	
PIC16LF1904	4,096	0FFFh	0F80h-0FFFh	
PIC16LF1906/7	8,192	1FFFh	1F80h-1FFFh	

Note 1: High-endurance Flash applies to low byte of each address in the range.

3.1 Program Memory Organization

The enhanced mid-range core has a 15-bit program counter capable of addressing 32K x 14 program memory space. Table 3-1 shows the memory sizes implemented for the PIC16LF1904/6/7 family. Accessing a location above these boundaries will cause a wraparound within the implemented memory space. The Reset vector is at 0000h and the interrupt vector is at 0004h (see Figures 3-1, and 3-2).

PIC16LF1904/6/7

		0x0F		
		0x0E		
		0x0D		-
		0x0C		-
		0x0B		_
		0x0A		_
		0x09		This figure shows the stack configuration
		0x08		after the first CALL or a single interrupt.
		0x07		return address will be placed in the Program Counter and the Stack Pointer
		0x06		decremented to the empty state (0x1F).
		0x05		_
		0x04		_
		0x03		_
		0x02		-
		0x01		
TOSH:TOSL		0x00	Return Address	STKPTR = 0x00
: 3-7: ACC	ESSING THE	E STA	CK EXAMPLE	3
E 3-7: ACC	ESSING THE	<u>=</u> STA	CK EXAMPLE	3
: 3-7: ACC	ESSING THE	<u>5</u> STA 0x0F	CK EXAMPLE	<u>3</u>
: 3-7: ACC	ESSING THE	5 STA 0x0F [0x0E]	CK EXAMPLE	3
: 3-7: ACC	ESSING THE	<u>5</u> STA 0x0F 0x0E 0x0D	CK EXAMPLE	3
3-7: ACC	ESSING THE	0x0F 0x0F 0x0E 0x0D 0x0D 0x0D		3 After seven CALLS or six CALLS and an interrupt, the stack looks like the figure
: 3-7: ACC	ESSING THE	E STA 0x0F 0x0E 0x0D 0x0D 0x0D 0x0D 0x0D 0x0D 0x0D	SCK EXAMPLE	3 After seven CALLS or six CALLS and an interrupt, the stack looks like the figure on the left. A series of RETURN instructions will reported the return instructions
3-7: ACC	ESSING THE	E STA 0x0F 0x0E 0x0D 0x0D 0x0D 0x0D 0x0A		3 After seven CALLS or six CALLS and an interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses into the Program Counter and pop the stack.
3-7: ACC	ESSING THE	E STA 0x0F 0x0D		3 After seven CALLS or six CALLS and an interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses into the Program Counter and pop the stack.
: 3-7: ACC	ESSING THE	E STA 0x0F 0x0D 0x0A 0x0B 0x0A		3 After seven CALLS or six CALLS and an interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses into the Program Counter and pop the stack.
3-7: ACC		0x0F 0x0E 0x0D 0x0D 0x0D 0x0D 0x0A	ACK EXAMPLE	3 After seven CALLS or six CALLS and an interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses into the Program Counter and pop the stack.
3-7: ACC		E STA 0x0F 0x0E 0x0D 0x0C 0x0A 0x0A 0x0A 0x0A 0x0A 0x0A 0x07 0x06 0x05	CK EXAMPLE	3 After seven CALLS or six CALLS and an interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses into the Program Counter and pop the stack.
E 3-7: ACC		E STA 0x0F 0x0D 0x0D 0x0D 0x0A 0x0A 0x04 0x07 0x06 0x05 0x04	CK EXAMPLE	3 After seven CALLS or six CALLS and an interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses into the Program Counter and pop the stack.
<u>3-7: ACC</u> TOSH:TOSL		0x0F 0x0D 0x0D 0x0D 0x0D 0x0D 0x0A 0x0A	CK EXAMPLE	3 After seven CALLS or six CALLS and an interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses into the Program Counter and pop the stack.
3-7: ACC		E STA 0x0F 0x0E 0x0D 0x0C 0x0A 0x0A 0x0A 0x03 0x06 0x05 0x04 0x03 0x04	CK EXAMPLE	3 After seven CALLS or six CALLS and an interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses into the Program Counter and pop the stack.
3-7: ACC TOSH:TOSL		E STA 0x0F 0x0D 0x0D 0x0A 0x0A 0x03 0x04 0x04 0x03 0x04 0x03 0x04 0x03 0x02 0x01	CK EXAMPLE	3 After seven CALLS or six CALLS and an interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses into the Program Counter and pop the stack.

 $\ensuremath{\textcircled{}^{\odot}}$ 2011-2016 Microchip Technology Inc.

PIC16LF1904/6/7

		_	_			-	_		-
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BORCON	SBOREN	BORFS			—	_		BORRDY	45
PCON	STKOVF	STKUNF	_	RWDT	RMCLR	RI	POR	BOR	49
STATUS	—	_		TO	PD	Z	DC	С	21
WDTCON	—		WDTPS<4:0>				SWDTEN	75	

TABLE 5-5: SUMMARY OF REGISTERS ASSOCIATED WITH RESETS

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Resets.

6.2 Clock Source Types

Clock sources can be classified as external or internal.

External clock sources rely on external circuitry for the clock source to function. An example is: oscillator module (EC mode) circuit.

Internal clock sources are contained internally within the oscillator module. The internal oscillator block has two internal oscillators that are used to generate the internal system clock sources: the 16 MHz High-Frequency Internal Oscillator and the 31 kHz Low-Frequency Internal Oscillator (LFINTOSC).

The system clock can be selected between external or internal clock sources via the System Clock Select (SCS) bits in the OSCCON register. See **Section 6.3 "Clock Switching"** for additional information.

6.2.1 EXTERNAL CLOCK SOURCES

An external clock source can be used as the device system clock by performing one of the following actions:

- Program the FOSC<1:0> bits in the Configuration Word 1 to select an external clock source that will be used as the default system clock upon a device Reset.
- Write the SCS<1:0> bits in the OSCCON register to switch the system clock source to:
 - Secondary oscillator during run-time, or
 - An external clock source determined by the value of the FOSC bits.

See Section 6.3 "Clock Switching" for more information.

6.2.1.1 EC Mode

The External Clock (EC) mode allows an externally generated logic level signal to be the system clock source. When operating in this mode, an external clock source is connected to the CLKIN input. CLKOUT is available for general purpose I/O or CLKOUT. Figure 6-2 shows the pin connections for EC mode.

EC mode has three power modes to select from through Configuration Word 1:

- High power, 4-20 MHz (FOSC = 11)
- Medium power, 0.5-4 MHz (FOSC = 10)
- Low power, 0-0.5 MHz (FOSC = 01)

The Oscillator Start-up Timer (OST) is disabled when EC mode is selected. Therefore, there is no delay in operation after a Power-on Reset (POR) or wake-up from Sleep. Because the PIC[®] MCU design is fully static, stopping the external clock input will have the effect of halting the device while leaving all data intact. Upon restarting the external clock, the device will resume operation as if no time had elapsed.



EXTERNAL CLOCK (EC) MODE OPERATION



6.3 Clock Switching

The system clock source can be switched between external and internal clock sources via software using the System Clock Select (SCS) bits of the OSCCON register. The following clock sources can be selected using the SCS bits:

- Default system oscillator determined by FOSC bits in Configuration Word 1
- Secondary oscillator 32 kHz crystal
- Internal Oscillator Block (INTOSC)

6.3.1 SYSTEM CLOCK SELECT (SCS) BITS

The System Clock Select (SCS) bits of the OSCCON register selects the system clock source that is used for the CPU and peripherals.

- When the SCS bits of the OSCCON register = 00, the system clock source is determined by value of the FOSC<1:0> bits in the Configuration Word 1.
- When the SCS bits of the OSCCON register = 01, the system clock source is the secondary oscillator.
- When the SCS bits of the OSCCON register = 1x, the system clock source is chosen by the internal oscillator frequency selected by the IRCF<3:0> bits of the OSCCON register. After a Reset, the SCS bits of the OSCCON register are always cleared.

When switching between clock sources, a delay is required to allow the new clock to stabilize. These oscillator delays are shown in Table 6-2.

6.3.2 OSCILLATOR START-UP TIME-OUT STATUS (OSTS) BIT

The Oscillator Start-up Time-out Status (OSTS) bit of the OSCSTAT register indicates whether the system clock is running from the external clock source, as defined by the FOSC<1:0> bits in the Configuration Word 1, or from the internal clock source. The OST does not reflect the status of the secondary oscillator.

6.3.3 SECONDARY OSCILLATOR

The secondary oscillator is a separate crystal oscillator associated with the Timer1 peripheral. It is optimized for timekeeping operations with a 32.768 kHz crystal connected between the T1OSI and T1CKI/T1OSO device pins.

The secondary oscillator is enabled using the T1OSCEN control bit in the T1CON register. See **Section 17.0 "Timer1 Module with Gate Control"** for more information about the Timer1 peripheral.

6.3.4 SECONDARY OSCILLATOR READY (T1OSCR) BIT

The user must ensure that the secondary oscillator is ready to be used before it is selected as a system clock source. The Secondary Oscillator Ready (T1OSCR) bit of the OSCSTAT register indicates whether the secondary oscillator is ready to be used. After the T1OSCR bit is set, the SCS bits can be configured to select the secondary oscillator.

PIC16LF1904/6/7

6.4 Oscillator Control Registers

REGISTER 6-1: OSCCON: OSCILLATOR CONTROL REGISTER

U-0	R/W-0/0	R/W-1/1	R/W-1/1	R/W-1/1	U-0	R/W-0/0	R/W-0/0
_		IRCF	<3:0>		—	SCS	<1:0>
bit 7							bit 0
Legend:							
R = Reada	able bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
u = Bit is u	inchanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BC	R/Value at all	other Resets
'1' = Bit is	set	'0' = Bit is cle	ared				
bit 7	Unimplemen	ted: Read as '	0'				
bit 6-3	IRCF<3:0>:	nternal Oscillat	or Frequency	Select bits			
	000x = 31 kH	lz LF					
	001x = 31.25	5 kHz					
	0100 = 62.5	kHz					
	0101 = 125 k						
	0110 = 250 k 0111 = 500 k	uiz Hz (default un	n Reset)				
	1000 = 125 k	(Hz ⁽¹⁾					
	1001 = 250 k	(Hz ⁽¹⁾					
	1010 = 500 k	(Hz ⁽¹⁾					
	1011 = 1 MH	z					
	1100 = 2 MH	z					
	1101 = 4 MH	Z					
	1110 = 8 MH	IZ					
h:+ 0			01				
	Unimplemen	ited: Read as	0				
bit 1-0	SCS<1:0>: S	System Clock S	elect bits				
	1x = Internal	oscillator block	C				
	01 = Secondary oscillator						
		etermined by F	000-1.0/11				
Note 1:	Duplicate frequen	cy derived from	HFINTOSC.				



EXAMPLE 10-1: FLASH PROGRAM MEMORY READ

* This code block will read 1 word of program * memory at the memory address: PROG_ADDR_HI : PROG_ADDR_LO data will be returned in the variables; * PROG_DATA_HI, PROG_DATA_LO BANKSEL PMADRL ; Select Bank for PMCON registers MOVLW PROG_ADDR_LO ; MOVWF PMADRL ; Store LSB of address PROG_ADDR_HI MOVLW ; MOVWL PMADRH ; Store MSB of address BCF PMCON1,CFGS ; Do not select Configuration Space BSF PMCON1,RD ; Initiate read NOP ; Ignored (Figure 10-1) NOP ; Ignored (Figure 10-1) MOVF PMDATL,W ; Get LSB of word MOVWF PROG_DATA_LO ; Store in user location ; Get MSB of word MOVF PMDATH,W MOVWF PROG_DATA_HI ; Store in user location

10.2.3 ERASING FLASH PROGRAM MEMORY

While executing code, program memory can only be erased by rows. To erase a row:

- 1. Load the PMADRH:PMADRL register pair with any address within the row to be erased.
- 2. Clear the CFGS bit of the PMCON1 register.
- 3. Set the FREE and WREN bits of the PMCON1 register.
- 4. Write 55h, then AAh, to PMCON2 (Flash programming unlock sequence).
- 5. Set control bit WR of the PMCON1 register to begin the erase operation.

See Example 10-2.

After the "BSF PMCON1, WR" instruction, the processor requires two cycles to set up the erase operation. The user must place two NOP instructions after the WR bit is set. The processor will halt internal operations for the typical 2 ms erase time. This is not Sleep mode as the clocks and peripherals will continue to run. After the erase cycle, the processor will resume operation with the third instruction after the PMCON1 write instruction.

FIGURE 10-4:

FLASH PROGRAM MEMORY ERASE FLOWCHART



U	_{J-1} (1)	R/W-0/0	R/W-0/0	R/W/HC-0/0	R/W/HC-x/q ⁽²⁾	R/W-0/0	R/S/HC-0/0	R/S/HC-0/0		
	_	CFGS	LWLO	FREE	WRERR	WREN	WR	RD		
bit 7								bit 0		
Legen	d:									
R = Re	eadab	le bit	W = Writable b	it	U = Unimpleme	nted bit, read as	ʻ0'			
S = Bit	t can	only be set	x = Bit is unkno	own	-n/n = Value at I	POR and BOR/V	alue at all other F	Resets		
'1' = Bi	it is s	et	'0' = Bit is clear	ed	HC = Bit is clea	red by hardware				
h:4 7			ad Deed es (1)							
		Unimplement								
bit 6		CFGS: Config	uration Select bit	r ID and Dovice						
		0 = Access C	lash Program Me	mory	ID registers					
bit 5		LWLO: Load V	Vrite Latches Onl	y bit ⁽³⁾						
		1 = Only the	addressed progra	am memory write	e latch is loaded/u	updated on the n	ext WR comman	d		
		0 = The addr	essed program m	emory write latc	h is loaded/update	ed and a write of	all program memo	ory write latches		
L:1 4			tiated on the next							
DIT 4		1 = Performs	in Flash Erase Er	nable bit	WR command (ha	irdware cleared i	inon completion)			
		0 = Performs	a write operation	on the next WF	R command					
bit 3		WRERR: Prog	gram/Erase Error	Flag bit						
		1 = Condition	n indicates an imp	proper program	n or erase sequence attempt or termination (bit is set automatically					
		on any se	et attempt (write " ram or erase ope	1) of the WR bit	i). d normally					
bit 2		WREN: Progr	am/Frase Enable	bit	a normany.					
511 2		1 = Allows pr	ogram/erase cycl	es						
		0 = Inhibits p	rogramming/erasi	ing of program F	⁻ lash					
bit 1		WR: Write Cor	ntrol bit							
		1 = Initiates a	a program Flash p	program/erase o	peration.		n in normalata			
	The operation is self-timed and the bit is cleared by hardware once operation is complete.									
		0 = Program/	0 = Program/erase operation to the Flash is complete and inactive.							
bit 0		RD: Read Cor	ntrol bit							
		1 = Initiates a	a program Flash r	ead. Read takes	s one cycle. RD is	s cleared in hard	ware. The RD bit	can only be set		
		(not clear	red) in software.	n Flash read						
Note	1.	Unimplemented bit	read as '1'	i i iusii i cau.						
	2:	The WRERR bit is a	VRERR bit is automatically set by hardware when a program memory write or erase operation is started (WR = 1).							

REGISTER 10-5: PMCON1: PROGRAM MEMORY CONTROL 1 REGISTER

- 3: The LWLO bit is ignored during a program memory erase operation (FREE = 1).

17.1 Timer1 Operation

The Timer1 module is a 16-bit incrementing counter which is accessed through the TMR1H:TMR1L register pair. Writes to TMR1H or TMR1L directly update the counter.

When used with an internal clock source, the module is a timer and increments on every instruction cycle. When used with an external clock source, the module can be used as either a timer or counter and increments on every selected edge of the external source.

Timer1 is enabled by configuring the TMR1ON and TMR1GE bits in the T1CON and T1GCON registers, respectively. Table 17-1 displays the Timer1 enable selections.

TABLE 17-1:	TIMER1 ENABLE
	SELECTIONS

TMR10N	TMR1GE	Timer1 Operation
0	0	Off
0	1	Off
1	0	Always On
1	1	Count Enabled

17.2 Clock Source Selection

The TMR1CS<1:0> and T1OSCEN bits of the T1CON register are used to select the clock source for Timer1. Table 17-2 displays the clock source selections.

17.2.1 INTERNAL CLOCK SOURCE

When the internal clock source is selected, the TMR1H:TMR1L register pair will increment on multiples of Fosc as determined by the Timer1 prescaler.

When the Fosc internal clock source is selected, the Timer1 register value will increment by four counts every instruction clock cycle. Due to this condition, a 2 LSB error in resolution will occur when reading the Timer1 value. To utilize the full resolution of Timer1, an asynchronous input signal must be used to gate the Timer1 clock input.

The following asynchronous source may be used:

Asynchronous event on the T1G pin to Timer1
gate

17.2.2 EXTERNAL CLOCK SOURCE

When the external clock source is selected, the Timer1 module may work as a timer or a counter.

When enabled to count, Timer1 is incremented on the rising edge of the external clock input T1CKI or the capacitive sensing oscillator signal. Either of these external clock sources can be synchronized to the microcontroller system clock or they can run asynchronously.

When used as a timer with a clock oscillator, an external 32.768 kHz crystal can be used in conjunction with the dedicated internal oscillator circuit.

- Note: In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge after any one or more of the following conditions:
 - · Timer1 enabled after POR
 - Write to TMR1H or TMR1L
 - Timer1 is disabled
 - Timer1 is disabled (TMR1ON = 0) when T1CKI is high then Timer1 is enabled (TMR1ON = 1) when T1CKI is low.

TMR1CS1	TMR1CS0	T10SCEN	Clock Source
0	0	x	Instruction Clock (Fosc/4)
0	1	x	System Clock (FOSC)
1	0	0	External Clocking on T1CKI Pin
1	0	1	Osc. Circuit on T1OSI/T1OSO Pins
1	1	x	Reserved

TABLE 17-2: CLOCK SOURCE SELECTIONS

18.1 EUSART Asynchronous Mode

The EUSART transmits and receives data using the standard non-return-to-zero (NRZ) format. NRZ is implemented with two levels: a VOH Mark state which represents a '1' data bit, and a VoL Space state which represents a '0' data bit. NRZ refers to the fact that consecutively transmitted data bits of the same value stay at the output level of that bit without returning to a neutral level between each bit transmission. An NRZ transmission port idles in the Mark state. Each character transmission consists of one Start bit followed by eight or nine data bits and is always terminated by one or more Stop bits. The Start bit is always a space and the Stop bits are always marks. The most common data format is eight bits. Each transmitted bit persists for a period of 1/(Baud Rate). An on-chip dedicated 8-bit/16bit Baud Rate Generator is used to derive standard baud rate frequencies from the system oscillator. See Table 18-5 for examples of baud rate configurations.

The EUSART transmits and receives the LSb first. The EUSART's transmitter and receiver are functionally independent, but share the same data format and baud rate. Parity is not supported by the hardware, but can be implemented in software and stored as the ninth data bit.

18.1.1 EUSART ASYNCHRONOUS TRANSMITTER

The EUSART transmitter block diagram is shown in Figure 18-1. The heart of the transmitter is the serial Transmit Shift Register (TSR), which is not directly accessible by software. The TSR obtains its data from the transmit buffer, which is the TXREG register.

18.1.1.1 Enabling the Transmitter

The EUSART transmitter is enabled for asynchronous operations by configuring the following three control bits:

- TXEN = 1
- SYNC = 0
- SPEN = 1

All other EUSART control bits are assumed to be in their default state.

Setting the TXEN bit of the TXSTA register enables the transmitter circuitry of the EUSART. Clearing the SYNC bit of the TXSTA register configures the EUSART for asynchronous operation. Setting the SPEN bit of the RCSTA register enables the EUSART. The programmer must set the corresponding TRIS bit to configure the TX/CK I/O pin as an output. If the TX/CK pin is shared with an analog peripheral, the analog I/O function must be disabled by clearing the corresponding ANSEL bit.

Note: The TXIF transmitter interrupt flag is set when the TXEN enable bit is set.

18.1.1.2 Transmitting Data

A transmission is initiated by writing a character to the TXREG register. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXREG is immediately transferred to the TSR register. If the TSR still contains all or part of a previous character, the new character data is held in the TXREG until the Stop bit of the previous character has been transmitted. The pending character in the TXREG is then transferred to the TSR in one TCY immediately following the Stop bit sequence commences immediately following the transfer of the data to the TSR from the TXREG.

18.1.1.3 Transmit Data Polarity

The polarity of the transmit data can be controlled with the SCKP bit of the BAUDCON register. The default state of this bit is '0' which selects high true transmit Idle and data bits. Setting the SCKP bit to '1' will invert the transmit data resulting in low true Idle and data bits. The SCKP bit controls transmit data polarity only in Asynchronous mode. In Synchronous mode the SCKP bit has a different function. See **Section 18.5.1.2 "Clock Polarity"**.

18.1.1.4 Transmit Interrupt Flag

The TXIF interrupt flag bit of the PIR1 register is set whenever the EUSART transmitter is enabled and no character is being held for transmission in the TXREG. In other words, the TXIF bit is only clear when the TSR is busy with a character and a new character has been queued for transmission in the TXREG. The TXIF flag bit is not cleared immediately upon writing TXREG. TXIF becomes valid in the second instruction cycle following the write execution. Polling TXIF immediately following the TXREG write will return invalid results. The TXIF bit is read-only, it cannot be set or cleared by software.

The TXIF interrupt can be enabled by setting the TXIE interrupt enable bit of the PIE1 register. However, the TXIF flag bit will be set whenever the TXREG is empty, regardless of the state of the TXIE enable bit.

To use interrupts when transmitting data, set the TXIE bit only when there is more data to send. Clear the TXIE interrupt enable bit upon writing the last character of the transmission to the TXREG.

R-0/0	R-1/1	U-0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0
ABDOVF	RCIDL		SCKP	BRG16	_	WUE	ABDEN
bit 7	1						bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimple	emented bit, read	as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7	ABDOVF: Au	ito-Baud Detec	t Overflow bit				
	Asynchronous	<u>s mode</u> : d timer overflov	ved				
	0 = Auto-bau	d timer did not	overflow				
	Synchronous	mode:					
	Don't care						
bit 6	RCIDL: Rece	ive Idle Flag bi	t				
	Asynchronou:	<u>s mode</u> : is Idle					
	0 = Start bit h	as been receiv	ed and the re	ceiver is rece	iving		
	Synchronous	mode:			·		
	Don't care						
bit 5	Unimplemen	ted: Read as '	0'				
bit 4	SCKP: Synch	ronous Clock I	Polarity Selec	t bit			
	Asynchronous	<u>s mode</u> : inverted data te					
	1 = Transmit 0 = Transmit	non-inverted data to	ata to the TX/CK p	on CK pin			
	Synchronous	mode:					
	1 = Data is cl 0 = Data is cl	ocked on rising ocked on falling	edge of the ogen edge of the	clock clock			
bit 3	BRG16: 16-b	it Baud Rate G	enerator bit				
	1 = 16-bit Ba	ud Rate Gener	ator is used				
	0 = 8-bit Bau	d Rate Genera	tor is used				
bit 2	Unimplemen	ted: Read as '	0'				
bit 1	WUE: Wake-	up Enable bit					
	Asynchronous	<u>s mode</u> : is weiting for a	folling odgo	No oborootor	will be received	bute DOIE will	
	will autom	atically clear a	fter RCIF is se	no character et.	will be received,	Dyle RCIF WIII	De sel. WUE
	0 = Receiver	is operating no	rmally				
	Synchronous	mode:					
	Don't care						
bit 0	ABDEN: Auto	-Baud Detect I	Enable bit				
	Asynchronous	<u>s mode</u> : Id Data t mark				lete)	
	$\perp = AUIO-Bal$	u Detect mode	e is enabled ((is disabled	clears when a	ulo-baud is comp	lete)	
	Synchronous	<u>mode</u> :					
	Don't care						

REGISTER 18-3: BAUDCON: BAUD RATE CONTROL REGISTER

TABLE 18-4: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
BAUD1CON	ABDOVF	RCIDL	—	SCKP	BRG16	_	WUE	ABDEN	153
BAUD2CON	ABDOVF	RCIDL	—	SCKP	BRG16	_	WUE	ABDEN	153
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	152
SPBRGL	EUSART Baud Rate Generator, Low Byte							154*	
SPBRGH	EUSART Baud Rate Generator, High Byte						154*		
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	151

Legend: — = unimplemented, read as '0'. Shaded bits are not used by the BRG.

* Page provides register information.





DECFSZ	Decrement f, Skip if 0
Syntax:	[label] DECFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) - 1 \rightarrow (destination); skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are decre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', then a NOP is executed instead, making it a 2-cycle instruction.

GOTO	Unconditional Branch				
Syntax:	[<i>label</i>] GOTO k				
Operands:	$0 \le k \le 2047$				
Operation:	$k \rightarrow PC<10:0>$ PCLATH<6:3> \rightarrow PC<14:11>				
Status Affected:	None				
Description:	GOTO is an unconditional branch. The 11-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a 2-cycle instruction.				

INCFSZ	Increment f, Skip if 0
Syntax:	[label] INCFSZ f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) + 1 \rightarrow (destination), skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are incre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', a NOP is executed instead, making it a 2-cycle instruction.

IORLW	Inclusive OR literal with W			
Syntax:	[<i>label</i>] IORLW k			
Operands:	$0 \le k \le 255$			
Operation:	(W) .OR. $k \rightarrow$ (W)			
Status Affected:	Z			
Description:	The contents of the W register are OR'ed with the 8-bit literal 'k'. The result is placed in the W register.			

INCF	Increment f				
Syntax:	[<i>label</i>] INCF f,d				
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$				
Operation:	(f) + 1 \rightarrow (destination)				
Status Affected:	Z				
Description:	The contents of register 'f' are incre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.				

IORWF	Inclusive OR W with f				
Syntax:	[<i>label</i>] IORWF f,d				
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$				
Operation:	(W) .OR. (f) \rightarrow (destination)				
Status Affected:	Z				
Description:	Inclusive OR the W register with regis- ter 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.				

RETFIE	Return from Interrupt				
Syntax:	[label] RETFIE				
Operands:	None				
Operation:	$TOS \rightarrow PC, \\ 1 \rightarrow GIE$				
Status Affected:	None				
Description:	Return from Interrupt. Stack is POPed and Top-of-Stack (TOS) is loaded in the PC. Interrupts are enabled by setting Global Interrupt Enable bit, GIE (INTCON<7>). This is a 2-cycle instruction.				
Words:	1				
Cycles:	2				
Example:	RETFIE				
	After Interrupt PC = TOS GIE = 1				

RETURN	Return from Subroutine				
Syntax:	[label] RETURN				
Operands:	None				
Operation:	$TOS \rightarrow PC$				
Status Affected:	None				
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a 2-cycle instruction.				

RETLW	Return with literal in W		Detete Left f through Correct				
Syntax:	[<i>label</i>] RETLW k	RLF	Rotate Left f through Carry				
Operands:	$0 \le k \le 255$	Syntax:	[<i>label</i>] RLF f,d				
Operation:	$k \rightarrow (W);$ TOS \rightarrow PC	Operands:	$0 \le f \le 127$ $d \in [0,1]$				
Status Affected:	None	Operation:	See description below				
Description:	The W register is loaded with the 8-bit	Status Affected:	С				
	literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a 2-cycle instruction.	Description:	The contents of register 'f' are rotated one bit to the left through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is				
Words:	1		stored back in register T.				
Cycles:	2						
Example:	CALL TABLE;W contains table	Words:	1				
	;offset value;W now has table value	Cycles:	1				
TABLE	•	Example:	RLF REG1,0				
	<pre>ADDWF PC ;W = offset RETLW k1 ;Begin table RETLW k2 ;</pre>		Before Instruction REG1 = 1110 0110 C = 0 After Instruction REG1 = 1110 0110 W = 1100 1100 C = 1				
	After Instruction						
	W = value of k8						



RS
RS

Standard Operating Conditions (unless otherwise stated)							
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
OS11	TosH2ckL	Fosc↑ to CLKOUT↓ ⁽¹⁾	—	_	70	ns	VDD = 3.3-5.0V
OS12	TosH2ckH	Fosc↑ to CLKOUT↑ ⁽¹⁾	—		72	ns	VDD = 3.3-5.0V
OS13	TckL2ioV	CLKOUT↓ to Port out valid ⁽¹⁾	—		20	ns	
OS14	TioV2ckH	Port input valid before CLKOUT↑ ⁽¹⁾	Tosc + 200 ns			ns	
OS15	TosH2ioV	Fosc↑ (Q1 cycle) to Port out valid	—	50	70*	ns	VDD = 3.3-5.0V
OS16	TosH2iol	Fosc↑ (Q2 cycle) to Port input invalid (I/O in hold time)	50	_	_	ns	VDD = 3.3-5.0V
OS17	TioV2osH	Port input valid to Fosc↑ (Q2 cycle) (I/O in setup time)	20	_	_	ns	
OS18	TioR	Port output rise time	—	40	72	ns	VDD = 1.8V
			—	15	32		VDD = 3.3-5.0V
OS19	TioF	Port output fall time	_	28	55	ns	VDD = 1.8V
			—	15	30		VDD = 3.3-5.0V
OS20*	Tinp	INT pin input high or low time	25			ns	
OS21*	Tioc	Interrupt-on-change new input level time	25	_		ns	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated.

Note 1: Measurements are taken in EC mode where CLKOUT output is 4 x Tosc.

24.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16, and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- Support for the entire device instruction set
- Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

24.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB X IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

24.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

24.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility



44-Lead Plastic Thin Quad Flatpack (PT) - 10x10x1.0 mm Body [TQFP]

Microchip Technology Drawing C04-076C Sheet 1 of 2

40-Lead Ultra Thin Plastic Quad Flat, No Lead Package (MV) – 5x5x0.5 mm Body [UQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-156A Sheet 1 of 2