

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	LINbus, UART/USART
Peripherals	Brown-out Detect/Reset, LCD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 11x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1906t-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.0 ENHANCED MID-RANGE CPU

This family of devices contain an enhanced mid-range 8-bit CPU core. The CPU has 49 instructions. Interrupt capability includes automatic context saving. The hardware stack is 16 levels deep and has Overflow and Underflow Reset capability. Direct, Indirect, and Relative addressing modes are available. Two File Select Registers (FSRs) provide the ability to read program and data memory.

- Automatic Interrupt Context Saving
- 16-level Stack with Overflow and Underflow
- File Select Registers
- Instruction Set

2.1 Automatic Interrupt Context Saving

During interrupts, certain registers are automatically saved in shadow registers and restored when returning from the interrupt. This saves stack space and user code. See **Section 7.5 "Automatic Context Saving"**, for more information.

2.2 16-Level Stack with Overflow and Underflow

These devices have an external stack memory 15 bits wide and 16 words deep. A Stack Overflow or Underflow will set the appropriate bit (STKOVF or STKUNF) in the PCON register, and if enabled, will cause a software Reset. See **Section 3.4 "Stack"** for more details.

2.3 File Select Registers

There are two 16-bit File Select Registers (FSR). FSRs can access all file registers and program memory, which allows one Data Pointer for all memory. When an FSR points to program memory, there is one additional instruction cycle in instructions using INDF to allow the data to be fetched. General purpose memory can now also be addressed linearly, providing the ability to access contiguous data larger than 80 bytes. There are also new instructions to support the FSRs. See **Section 3.5 "Indirect Addressing"** for more details.

2.4 Instruction Set

There are 49 instructions for the enhanced mid-range CPU to support the features of the CPU. See **Section 21.0 "Instruction Set Summary**" for more details.

3.2.2 SPECIAL FUNCTION REGISTER

The Special Function Registers are registers used by the application to control the desired operation of peripheral functions in the device. The Special Function Registers occupy the 20 bytes after the core registers of every data memory bank (addresses x0Ch/x8Ch through x1Fh/x9Fh). The registers associated with the operation of the peripherals are described in the appropriate peripheral chapter of this data sheet.

3.2.3 GENERAL PURPOSE RAM

There are up to 80 bytes of GPR in each data memory bank. The Special Function Registers occupy the 20 bytes after the core registers of every data memory bank (addresses x0Ch/x8Ch through x1Fh/x9Fh).

3.2.3.1 Linear Access to GPR

The general purpose RAM can be accessed in a nonbanked method via the FSRs. This can simplify access to large memory structures. See **Section 3.5.2 "Linear Data Memory"** for more information.

3.2.4 COMMON RAM

There are 16 bytes of common RAM accessible from all banks.

FIGURE 3-3: BANKED MEMORY PARTITIONING



3.2.5 DEVICE MEMORY MAPS

The memory maps for PIC16LF1904/6/7 are as shown in Table 3-3.

1904/6/7 MEMORY MAP (CONTINUED) TABLE 3-

3-3:	PIC16LF19				
	BANK 15				
780h	Core Registers (Table 3-2)				
78Bh					
78Ch					
	Unimplemented Read as '0'				
790h					
791h	LCDCON				
792h	LCDPS				
793h	LCDREF				
794h	LCDCST				
795h	LCDRL				
796h					
797h					
798h	LCDSE0				
799h	LCDSE1				
79Ah	LCDSE2 ⁽¹⁾				
79Bh	LCDSE3				
79Ch					
	Unimplemented				
	Read as '0'				
79Fh					
7A0h	LCDDATA0				
7A1h	LCDDATA1				
7A2h	LCDDATA2 ⁽¹⁾				
7A3h	LCDDATA3				
7A4h	LCDDATA4				
7A5h	LCDDATA5				
7A6h	LCDDATA6				
7A7h					
7A8h	LCDDATA8("				
7A9h	LCDDATA				
7AAh					
/ABh					
	LCDDAIA12				
/A⊢h	LCDDAIA15				

	BANK 31
F80h	Core Registers (Table 3-2)
F8Bh	
F8Ch	Unimplemented Read as '0'
FE3h	
FE4h	STATUS_SHAD
FE5h	WREG_SHAD
FE6h	BSR_SHAD
FE7h	PCLATH_SHAD
FE8h	FSR0L_SHAD
FE9h	FSR0H_SHAD
FEAh	FSR1L_SHAD
FEBh	FSR1H_SHAD
FECh	
FEDh	STKPTR
FEEh	TOSL
FEFh	TOSH
FF0h	Common RAM (Accesses 70h – 7Fh)
FFFN	

Legend:

7B0h 7B1h 7B2h

7B3h 7B4h 7B5h

7B6h 7B7h 7B8h

7EFh

= Unimplemented data memory locations, read as '0'.

Note 1: PIC16LF1904/7 only.

LCDDATA18

LCDDATA21

Unimplemented Read as '0'

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Ban	k 0										
00Ch	PORTA	PORTA Dat	ta Latch whe	en written: Po	ORTA pins wh	nen read				xxxx xxxx	uuuu uuuu
00Dh	PORTB	PORTB Dat	ta Latch whe	en written: P	ORTB pins w	hen read				xxxx xxxx	uuuu uuuu
00Eh	PORTC	PORTC Da	ORTC Data Latch when written: PORTC pins when read xxxx xxxx								
00Fh	PORTD ⁽³⁾	PORTD Da	ta Latch whe	en written: P	ORTD pins w	hen read				xxxx xxxx	uuuu uuuu
010h	PORTE	—		—		RE3	RE2 ⁽²⁾	RE1 ⁽²⁾	RE0 ⁽²⁾	xxxx	uuuu
011h	PIR1	TMR1GIF	ADIF	RCIF	TXIF		—	—	TMR1IF	00000	00000
012h	PIR2	_	_	—	_	_	LCDIF	_	—	0 -0	0 -0
013h	—	Unimpleme	nted							_	—
014h	—	Unimpleme	nted							_	_
015h	TMR0	Timer0 Mod	dule Registe	r						xxxx xxxx	uuuu uuuu
016h	TMR1L	Holding Re	gister for the	Least Signi	ficant Byte of	the 16-bit TM	VR1 Registe	r		xxxx xxxx	uuuu uuuu
017h	TMR1H	Holding Re	gister for the	Most Signif	icant Byte of	the 16-bit TN	IR1 Register	•		xxxx xxxx	uuuu uuuu
018h	T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	—	TMR10N	0000 00-0	uuuu uu-u
019h	T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T <u>1GGO</u> / DONE	T1GVAL	T1GSS1	T1GSS0	0000 0x00	uuuu uxuu
01Ah to 01Fh	_	Unimplemented								_	_
Ban	k 1	1									
08Ch	TRISA	PORTA Dat	ta Direction I	Register						1111 1111	1111 1111
08Dh	TRISB	PORTB Da	ta Direction	Register						1111 1111	1111 1111
08Eh	TRISC	PORTC Da	ta Direction	Register						1111 1111	1111 1111
08Fh	TRISD ⁽³⁾	PORTD Da	ta Direction	Register		(0)	(0)	(0)	(0)	1111 1111	1111 1111
090h	TRISE	—	—	—	—	(2)	TRISE2 ⁽³⁾	TRISE1 ⁽³⁾	TRISE0 ⁽³⁾	1111	1111
091h	PIE1	TMR1GIE	ADIE	RCIE	TXIE	—		—	TMR1IE	00000	00000
092h	PIE2	—	_	_	_	—	LCDIE	_	—	0	0
093h	<u> </u>	Unimpleme	nted							_	_
094h	<u> </u>	Unimpleme	nted							_	_
095h	OPTION_REG	WPUEN	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
096h	PCON	STKOVF	STKUNF	—	RWDT	RMCLR	RI	POR	BOR	00-1 11qq	qq-q qquu
097h	WDTCON	—	—	WDTPS4	WDTPS3	WDTPS2	WDTPS1	WDTPS0	SWDTEN	01 0110	01 0110
098h	—	Unimplemented —								_	
099h	OSCCON	—	IRCF3	IRCF2	IRCF1	IRCF0	—	SCS1	SCS0	-011 1-00	-011 1-00
09Ah	OSCSTAT	T10SCR	—	OSTS	HFIOFR	—	—	LFIOFR	HFIOFS	0-q000	d-dd0d
09Bh	ADRESL	A/D Result Register Low xxxx xxxx uu								uuuu uuuu	
09Ch	ADRESH	A/D Result	Register Hig	h		1		1		XXXX XXXX	uuuu uuuu
09Dh	ADCON0	—	CHS4	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	-000 0000	-000 0000
09Eh	ADCON1	ADFM	ADCS2	ADCS1	ADCS0	—	—	ADPREF1	ADPREF0	0000	0000
09Fh	—	Unimplemented — —								—	

TABLE 3-5:	SPECIAL	FUNCTION	REGISTER	SUMMARY
		1 011011011	ILEOIO I EIL	0011111/1111

 ${\bf x}$ = unknown, ${\bf u}$ = unchanged, ${\bf g}$ = value depends on condition, - = unimplemented, read as '0', ${\bf r}$ = reserved. Shaded locations are unimplemented, read as '0'. These registers can be addressed from any bank. Unimplemented, read as '1'. PIC16LF1904/7 only. Legend:

Note 1:

2:

3:

3.3 PCL and PCLATH

The Program Counter (PC) is 15 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<14:8>) is not directly readable or writable and comes from PCLATH. On any Reset, the PC is cleared. Figure 3-4 shows the five situations for the loading of the PC.

FIGURE 3-4: LOADING OF PC IN DIFFERENT SITUATIONS



3.3.1 MODIFYING PCL

Executing any instruction with the PCL register as the destination simultaneously causes the Program Counter PC<14:8> bits (PCH) to be replaced by the contents of the PCLATH register. This allows the entire contents of the program counter to be changed by writing the desired upper seven bits to the PCLATH register. When the lower eight bits are written to the PCL register, all 15 bits of the program counter will change to the values contained in the PCLATH register.

3.3.2 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When performing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to Application Note AN556, *"Implementing a Table Read"* (DS00556).

3.3.3 COMPUTED FUNCTION CALLS

A computed function CALL allows programs to maintain tables of functions and provide another way to execute state machines or look-up tables. When performing a table read using a computed function CALL, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block).

If using the CALL instruction, the PCH<2:0> and PCL registers are loaded with the operand of the CALL instruction. PCH<6:3> is loaded with PCLATH<6:3>.

The CALLW instruction enables computed calls by combining PCLATH and W to form the destination address. A computed CALLW is accomplished by loading the W register with the desired address and executing CALLW. The PCL register is loaded with the value of W and PCH is loaded with PCLATH.

3.3.4 BRANCHING

The branching instructions add an offset to the PC. This allows relocatable code and code that crosses page boundaries. There are two forms of branching, BRW and BRA. The PC will have incremented to fetch the next instruction in both cases. When using either branching instruction, a PCL memory boundary may be crossed.

If using BRW, load the W register with the desired unsigned address and execute BRW. The entire PC will be loaded with the address PC + 1 + W.

If using BRA, the entire PC will be loaded with PC + 1 +, the signed value of the operand of the BRA instruction.



SIMPLIFIED PIC® MCU CLOCK SOURCE BLOCK DIAGRAM FIGURE 6-1:

10.2.3 ERASING FLASH PROGRAM MEMORY

While executing code, program memory can only be erased by rows. To erase a row:

- 1. Load the PMADRH:PMADRL register pair with any address within the row to be erased.
- 2. Clear the CFGS bit of the PMCON1 register.
- 3. Set the FREE and WREN bits of the PMCON1 register.
- 4. Write 55h, then AAh, to PMCON2 (Flash programming unlock sequence).
- 5. Set control bit WR of the PMCON1 register to begin the erase operation.

See Example 10-2.

After the "BSF PMCON1, WR" instruction, the processor requires two cycles to set up the erase operation. The user must place two NOP instructions after the WR bit is set. The processor will halt internal operations for the typical 2 ms erase time. This is not Sleep mode as the clocks and peripherals will continue to run. After the erase cycle, the processor will resume operation with the third instruction after the PMCON1 write instruction.

FIGURE 10-4:

FLASH PROGRAM MEMORY ERASE FLOWCHART



10.5 Write Verify

It is considered good programming practice to verify that program memory writes agree with the intended value. Since program memory is stored as a full page then the stored program memory contents are compared with the intended data stored in RAM after the last write is complete.

FIGURE 10-8: FLASH PROGRAM MEMORY VERIFY FLOWCHART



U	_{J-1} (1)	R/W-0/0	R/W-0/0	R/W/HC-0/0	R/W/HC-x/q ⁽²⁾	R/W-0/0	R/S/HC-0/0	R/S/HC-0/0		
	_	CFGS	LWLO	FREE	WRERR	WREN	WR	RD		
bit 7								bit 0		
Legen	d:									
R = Re	eadab	le bit	W = Writable b	it	U = Unimpleme	nted bit, read as	ʻ0'			
S = Bit can only be set			x = Bit is unkno	own	-n/n = Value at I	POR and BOR/V	alue at all other F	Resets		
'1' = Bi	it is s	et	'0' = Bit is clear	ed	HC = Bit is clea	red by hardware				
h:4 7			ad Deed es (1)							
		Unimplement								
bit 6		CFGS: Config	uration Select bit	r ID and Dovice						
		0 = Access C	lash Program Me	mory	ID registers					
bit 5		LWLO: Load V	Vrite Latches Onl	y bit ⁽³⁾						
		1 = Only the	addressed progra	am memory write	e latch is loaded/u	updated on the n	ext WR comman	d		
		0 = The addr	essed program m	emory write latc	h is loaded/update	ed and a write of	all program memo	ory write latches		
L :1 4			tiated on the next							
DIT 4		1 = Performs	in Flash Erase Er	nable bit	WR command (ha	irdware cleared i	inon completion)			
		0 = Performs	a write operation	on the next WF	R command					
bit 3		WRERR: Prog	gram/Erase Error	Flag bit						
		1 = Condition	n indicates an imp	proper program	or erase sequend	ce attempt or ter	mination (bit is s	et automatically		
		on any se	et attempt (write " ram or erase ope	1) of the WR bit	i). d normally					
bit 2		WREN: Progr	am/Frase Enable	bit	a normany.					
511 2		1 = Allows pr	ogram/erase cycl	es						
		0 = Inhibits p	rogramming/erasi	ing of program F	⁻ lash					
bit 1		WR: Write Cor	ntrol bit							
		1 = Initiates a	a program Flash p	program/erase o	peration.		n in normalata			
	I ne operation is self-timed and the bit is cleared by hardware once operation is complete. The WR bit can only be set (not cleared) in software.									
		0 = Program/	 Program/erase operation to the Flash is complete and inactive. 							
bit 0		RD: Read Cor	ntrol bit							
		1 = Initiates a	a program Flash r	ead. Read takes	s one cycle. RD is	s cleared in hard	ware. The RD bit	can only be set		
		(not clear	red) in software.	n Flash read						
Note	1.	Unimplemented bit	read as '1'	i i iusii i cau.						
	2:	The WRERR bit is a	WRERR bit is automatically set by hardware when a program memory write or erase operation is started (WR = 1).							

REGISTER 10-5: PMCON1: PROGRAM MEMORY CONTROL 1 REGISTER

- 3: The LWLO bit is ignored during a program memory erase operation (FREE = 1).

REGISTER 11-18: LATE: PORTE DATA LATCH REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u
—	_	_	_	_	LATE2 ⁽²⁾	LATE1 ⁽²⁾	LATE0 ⁽²⁾
bit 7							bit 0
Logond							

Le	g	e	n	d	:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-3 Unimplemented: Read as '0'

bit 2-0 LATE<2:0>: PORTE Output Latch Value bits⁽¹⁾

- Note 1: Writes to PORTE are actually written to the corresponding LATE register. Reads from the PORTE register is return of actual I/O pin values.
 - 2: LATE<2:0> are not implemented on the PIC16LF1906. Read as '0'.

REGISTER 11-19: ANSELE: PORTE ANALOG SELECT REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-1/1	R/W-1/1	R/W-1/1
—	—	—	—	—	ANSE2 ⁽²⁾	ANSE1 ⁽²⁾	ANSE0 ⁽²⁾
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 2-0 ANSE<2:0>: Analog Select between Analog or Digital Function on pins RE<2:0>, respectively

- 0 = Digital I/O. Pin is assigned to port or digital special function.
- 1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital input buffer disabled.
- Note 1: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.
 - 2: ANSE<2:0> are not implemented on the PIC16LF1906. Read as '0'.

18.4 EUSART Baud Rate Generator (BRG)

The Baud Rate Generator (BRG) is an 8-bit or 16-bit timer that is dedicated to the support of both the asynchronous and synchronous EUSART operation. By default, the BRG operates in 8-bit mode. Setting the BRG16 bit of the BAUDCON register selects 16-bit mode.

The SPBRGH:SPBRGL register pair determines the period of the free running baud rate timer. In Asynchronous mode the multiplier of the baud rate period is determined by both the BRGH bit of the TXSTA register and the BRG16 bit of the BAUDCON register. In Synchronous mode, the BRGH bit is ignored.

Example 18-1 provides a sample calculation for determining the desired baud rate, actual baud rate, and baud rate % error.

Typical baud rates and error values for various Asynchronous modes have been computed for your convenience and are shown in Table 18-5. It may be advantageous to use the high baud rate (BRGH = 1), or the 16-bit BRG (BRG16 = 1) to reduce the baud rate error. The 16-bit BRG mode is used to achieve slow baud rates for fast oscillator frequencies.

Writing a new value to the SPBRGH, SPBRGL register pair causes the BRG timer to be reset (or cleared). This ensures that the BRG does not wait for a timer overflow before outputting the new baud rate. If the system clock is changed during an active receive operation, a receive error or data loss may result. To avoid this problem, check the status of the RCIDL bit to make sure that the receive operation is Idle before changing the system clock.

EXAMPLE 18-1: CALCULATING BAUD RATE ERROR



Configuration Bits				Devel Dete Fermula		
SYNC	BRG16	BRGH	BRG/EUSART Mode	Dauci Rate Formula		
0	0	0	8-bit/Asynchronous	Fosc/[64 (n+1)]		
0	0	1	8-bit/Asynchronous			
0	1	0	16-bit/Asynchronous	FOSC/[16 (n+1)]		
0	1	1	16-bit/Asynchronous			
1	0	x	8-bit/Synchronous	Fosc/[4 (n+1)]		
1	1	x	16-bit/Synchronous			

TABLE 18-3: BAUD RATE FORMULAS

Legend: x = Don't care, n = value of SPBRGH, SPBRGL register pair



R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	
LRLAP<1:0>		LRLBP	<1:0>	—		LRLAT<2:0>		
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable b	it	U = Unimplem	iented bit, read	as '0'		
u = Bit is unch	nanged	x = Bit is unkno	wn	-n/n = Value at POR and BOR/Value at all other Resets				
1^{\prime} = Bit is set		"O" = Bit is clear	red					
bit 7-6	LRLAP<1:0>: LCD Reference Ladder A Time Power Control bits During Time interval A (Refer to Figure 19-4): 00 = Internal LCD Reference Ladder is powered down and unconnected 01 = Internal LCD Reference Ladder is powered in low-power mode 10 = Internal LCD Reference Ladder is powered in medium-power mode 11 = Internal LCD Reference Ladder is powered in high-power mode							
bit 5-4	LRLBP<1:0>: LCD Reference Ladder B Time Power Control bits During Time interval B (Refer to Figure 19-4): 00 = Internal LCD Reference Ladder is powered down and unconnected 01 = Internal LCD Reference Ladder is powered in low-power mode 10 = Internal LCD Reference Ladder is powered in medium-power mode 11 = Internal LCD Reference Ladder is powered in high-power mode							
bit 3	Unimplemented: Read as '0'							
bit 2-0	LRLAT<2:0>: LCD Reference Ladder A Time Interval Control bits Sets the number of 32 kHz clocks that the A Time interval power mode is active							
	For type A waveforms (WFT = 0):							
	000 = Internal 001 = Internal 010 = Internal 011 = Internal 100 = Internal 110 = Internal 111 = Internal	LCD Reference LCD Reference LCD Reference LCD Reference LCD Reference LCD Reference LCD Reference	Ladder is alv Ladder is in f Ladder is in f	vays in 'B' Powe A' Power mode A' Power mode A' Power mode A' Power mode A' Power mode A' Power mode A' Power mode	er mode for 1 clock and for 2 clocks and for 3 clocks and for 4 clocks and for 5 clocks and for 6 clocks and for 7 clocks and	 'B' Power mod 	e for 15 clocks e for 14 clocks e for 13 clocks e for 12 clocks le for 11 clocks e for 10 clocks de for 9 clocks	
	For type B way	veforms (WFT =	1):					
	000 = Internal 001 = Internal 010 = Internal 011 = Internal 100 = Internal 110 = Internal 111 = Internal	LCD Reference LCD Reference LCD Reference LCD Reference LCD Reference LCD Reference LCD Reference	Ladder is alw Ladder is in f Ladder is in f	vays in 'B' Powe A' Power mode A' Power mode A' Power mode A' Power mode A' Power mode A' Power mode A' Power mode	er mode. for 1 clock and for 2 clocks and for 3 clocks and for 4 clocks and for 5 clocks and for 6 clocks and for 7 clocks and	 'B' Power mod 	e for 31 clocks e for 30 clocks e for 29 clocks e for 28 clocks e for 27 clocks e for 26 clocks e for 25 clocks	

REGISTER 19-7: LCDRL: LCD REFERENCE LADDER CONTROL REGISTERS







19.10 LCD Interrupts

The LCD module provides an interrupt in two cases. An interrupt when the LCD controller goes from active to inactive controller. An interrupt also provides unframe boundaries for Type B waveform. The LCD timing generation provides an interrupt that defines the LCD frame timing.

19.10.1 LCD INTERRUPT ON MODULE SHUTDOWN

An LCD interrupt is generated when the module completes shutting down (LCDA goes from '1' to '0').

19.10.2 LCD FRAME INTERRUPTS

A new frame is defined to begin at the leading edge of the COM0 common signal. The interrupt will be set immediately after the LCD controller completes accessing all pixel data required for a frame. This will occur at a fixed interval before the frame boundary (TFINT), as shown in Figure 19-19. The LCD controller will begin to access data for the next frame within the interval from the interrupt to when the controller begins to access data after the interrupt (TFWR). New data must be written within TFWR, as this is when the LCD controller will begin to access the data for the next frame.

When the LCD driver is running with Type-B waveforms and the LMUX<1:0> bits are not equal to '00' (static drive), there are some additional issues that must be addressed. Since the DC voltage on the pixel takes two frames to maintain zero volts, the pixel data must not change between subsequent frames. If the pixel data were allowed to change, the waveform for the odd frames would not necessarily be the complement of the waveform generated in the even frames and a DC component would be introduced into the panel. Therefore, when using Type-B waveforms, the user must synchronize the LCD pixel updates to occur within a subframe after the frame interrupt.

To correctly sequence writing while in Type-B, the interrupt will only occur on complete phase intervals. If the user attempts to write when the write is disabled, the WERR bit of the LCDCON register is set and the write does not occur.

Note:	The LCD frame interrupt is not generated		
	when the Type-A waveform is selected		
	and when the Type-B with no multiplex		
	(Static) is selected.		

Mnemonic, Operands				14-Bit Opcode			Status		
		Description	Cycles	MSb		-	LSb	Affected	Notes
		BYTE-ORIENTED FILE	REGISTER OPE	RATIC	NS				
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C, DC, Z	2
ADDWFC	f, d	Add with Carry W and f	1	11	1101	dfff	ffff	C, DC, Z	2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	2
ASRF	f, d	Arithmetic Right Shift	1	11	0111	dfff	ffff	C, Z	2
LSLF	f, d	Logical Left Shift	1	11	0101	dfff	ffff	C, Z	2
LSRF	f, d	Logical Right Shift	1	11	0110	dfff	ffff	C, Z	2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0000	00xx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	2
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	2
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	2
MOVWF	f	Move W to f	1	00	0000	1fff	ffff		2
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C, DC, Z	2
SUBWFB	f, d	Subtract with Borrow W from f	1	11	1011	dfff	ffff	C, DC, Z	2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	2
		BYTE ORIENTED	SKIP OPERATIO	ONS					
DECESZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1, 2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1, 2
	BIT-ORIENTED FILE REGISTER OPERATIONS								
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		2
	BIT-ORIENTED SKIP OPERATIONS								
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		1, 2
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		1, 2
LITERAL	OPERA	TIONS	1					r	
ADDLW	k	Add literal and W	1	11	1110	kkkk	kkkk	C, DC, Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLB	k	Move literal to BSR	1	00	0000	001k	kkkk		
MOVLP	k	Move literal to PCLATH	1	11	0001	1kkk	kkkk		
MOVLW	k	Move literal to W	1	11	0000	kkkk	kkkk		
SUBLW	k	Subtract W from literal	1	11	1100	kkkk	kkkk	C, DC, Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	

TABLE 21-3: PIC16LF1904/6/7 ENHANCED INSTRUCTION SET

Note 1: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

2: If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.

21.2 Instruction Descriptions

ADDFSR	Add Literal to FSRn
Syntax:	[label] ADDFSR FSRn, k
Operands:	$\begin{array}{l} -32 \leq k \leq 31 \\ n \in \left[0, 1 \right] \end{array}$
Operation:	$FSR(n) + k \rightarrow FSR(n)$
Status Affected:	None
Description:	The signed 6-bit literal 'k' is added to the contents of the FSRnH:FSRnL register pair.

FSRn is limited to the range 0000h -FFFFh. Moving beyond these bounds will cause the FSR to wrap-around.

ANDLW	AND literal with W		
Syntax:	[<i>label</i>] ANDLW k		
Operands:	$0 \leq k \leq 255$		
Operation:	(W) .AND. (k) \rightarrow (W)		
Status Affected:	Z		
Description:	The contents of W register are AND'ed with the 8-bit literal 'k'. The result is placed in the W register.		

ADDLW	Add literal and W		
Syntax:	[<i>label</i>] ADDLW k		
Operands:	$0 \leq k \leq 255$		
Operation:	$(W) + k \to (W)$		
Status Affected:	C, DC, Z		
Description:	The contents of the W register are added to the 8-bit literal 'k' and the result is placed in the W register.		

ANDWF	AND W with f
Syntax:	[label] ANDWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) .AND. (f) \rightarrow (destination)
Status Affected:	Z
Description:	AND the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

ADDWF	Add W and f
Syntax:	[label] ADDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(W) + (f) \rightarrow (destination)
Status Affected:	C, DC, Z
Description:	Add the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

ASRF	Arithmetic Right Shift
Syntax:	[<i>label</i>] ASRF f {,d}
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	(f<7>)→ dest<7> (f<7:1>) → dest<6:0>, (f<0>) → C,
Status Affected:	C, Z
Description:	The contents of register 'f' are shifted one bit to the right through the Carry flag. The MSb remains unchanged. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in reg- ister 'f'.



ADD W and CARRY bit to f

Syntax:	[<i>label</i>] ADDWFC f {,d}
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	$(W) + (f) + (C) \rightarrow dest$
Status Affected:	C, DC, Z
Description:	Add W, the Carry flag and data mem- ory location 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in data memory location 'f'.

22.0 ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings^(†)

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on pins with respect to Vss	
on VDD	-0.3V to +4.0V
on MCLR	0.3V to +9.0V
on all other pins	0.3V to (VDD + 0.3V)
Total power dissipation ⁽¹⁾	
Maximum current	
out of Vss pin	
-40°C \leq TA \leq +85°C for industrial	300 mA
$-40^{\circ}C \leq T\!A \leq +125^{\circ}C$ for extended	95 mA
into Vod pin	
-40°C \leq TA \leq +85°C for industrial	250 mA
-40°C \leq TA \leq +125°C for extended	70 mA
Clamp current, IK (VPIN < 0 or VPIN > VDD)	± 20 mA
Maximum output current	
sunk by any I/O pin	
sourced by any I/O pin	
Note 1: Power dissipation is calculated as follows: PDIS = VDD x {IDD $-\sum$ IOH} + \sum {(VD	о – Voн) х Ioн} + ∑(Vol х IoL)
+ NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause	se permanent damage to the

device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure above maximum rating conditions for extended periods may affect device reliability.

22.1 Standard Operating Conditions

The standard operating conditions for any device are defined as:

Operating Voltage: $VDDMIN \le VDD \le VDDMAX$ Operating Temperature: $TA_MIN \le TA \le TA_MAX$

Vdd —	- Op	erating Supply Voltage ⁽²⁾
		VDDMIN (Fosc \leq 16 MHz) +1.8V
		VDDMIN (Fosc \leq 20 MHz)
		VDDMAX
TA — (Оре	rating Ambient Temperature Range
	Indu	ustrial Temperature
		TA_MIN40°C
		TA_MAX
	Exte	ended Temperature
		TA_MIN40°C
		TA_MAX +125°C
Note	1:	Maximum current rating requires even load distribution across I/O pins. Maximum current rating may be
		limited by the device package power dissipation characterizations, see Section TABLE 22-6: "Thermal
		Considerations " to calculate device specifications.
	2:	See Parameter D001, DS Characteristics: Supply Voltage.







