



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	LINbus, UART/USART
Peripherals	Brown-out Detect/Reset, LCD, POR, PWM, WDT
Number of I/O	36
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 14x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	40-DIP (0.600", 15.24mm)
Supplier Device Package	40-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1907-i-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



3.2.2 SPECIAL FUNCTION REGISTER

The Special Function Registers are registers used by the application to control the desired operation of peripheral functions in the device. The Special Function Registers occupy the 20 bytes after the core registers of every data memory bank (addresses x0Ch/x8Ch through x1Fh/x9Fh). The registers associated with the operation of the peripherals are described in the appropriate peripheral chapter of this data sheet.

3.2.3 GENERAL PURPOSE RAM

There are up to 80 bytes of GPR in each data memory bank. The Special Function Registers occupy the 20 bytes after the core registers of every data memory bank (addresses x0Ch/x8Ch through x1Fh/x9Fh).

3.2.3.1 Linear Access to GPR

The general purpose RAM can be accessed in a nonbanked method via the FSRs. This can simplify access to large memory structures. See **Section 3.5.2 "Linear Data Memory"** for more information.

3.2.4 COMMON RAM

There are 16 bytes of common RAM accessible from all banks.

FIGURE 3-3: BANKED MEMORY PARTITIONING



3.2.5 DEVICE MEMORY MAPS

The memory maps for PIC16LF1904/6/7 are as shown in Table 3-3.

5.3 Low-Power Brown-out Reset (LPBOR)

The Low-Power Brown-Out Reset (LPBOR) is an essential part of the Reset subsystem. Refer to Figure 5-1 to see how the BOR interacts with other modules.

The LPBOR is used to monitor the external VDD pin. When too low of a voltage is detected, the device is held in Reset. When this occurs, a register bit ($\overline{\text{BOR}}$) is changed to indicate that a BOR Reset has occurred. The same bit is set for both the BOR and the LPBOR. Refer to Register 5-2.

5.3.1 ENABLING LPBOR

The LPBOR is controlled by the LPBOR bit of Configuration Word 2. When the device is erased, the LPBOR module defaults to disabled.

5.3.1.1 LPBOR Module Output

The output of the LPBOR module is a signal indicating whether or not a Reset is to be asserted. This signal is to be OR'd together with the Reset signal of the BOR module to provide the generic BOR signal, which goes to the PCON register and to the power control block.

5.4 MCLR

The $\overline{\text{MCLR}}$ is an optional external input that can reset the device. The $\overline{\text{MCLR}}$ function is controlled by the MCLRE bit of Configuration Word 1 and the LVP bit of Configuration Word 2 (Table 5-2).

TABLE 5-2: MCLR CONFIGURATION

MCLRE	LVP	MCLR
0	0	Disabled
1	0	Enabled
x	1	Enabled

5.4.1 MCLR ENABLED

When MCLR is enabled and the pin is held low, the device is held in Reset. The MCLR pin is connected to VDD through an internal weak pull-up.

The device has a noise filter in the $\overline{\text{MCLR}}$ Reset path. The filter will detect and ignore small pulses.

Note: A Reset does not drive the MCLR pin low.

5.4.2 MCLR DISABLED

When MCLR is disabled, the pin functions as a general purpose input and the internal weak pull-up is under software control. See **Section 11.5** "**PORTE Registers**" for more information.

5.5 Watchdog Timer (WDT) Reset

The Watchdog Timer generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The TO and PD bits in the STATUS register are changed to indicate the WDT Reset. See **Section 9.0** "**Watchdog Timer**" for more information.

5.6 RESET Instruction

A RESET instruction will cause a device Reset. The \overline{RI} bit in the PCON register will be set to '0'. See Table 5-4 for default conditions after a RESET instruction has occurred.

5.7 Stack Overflow/Underflow Reset

The device can reset when the Stack Overflows or Underflows. The STKOVF or STKUNF bits of the PCON register indicate the Reset condition. These Resets are enabled by setting the STVREN bit in Configuration Word 2. See **Section 5.7 "Stack Overflow/Underflow Reset"** for more information.

5.8 Programming Mode Exit

Upon exit of Programming mode, the device will behave as if a POR had just occurred.

5.9 Power-Up Timer

The Power-up Timer optionally delays device execution after a BOR or POR event. This timer is typically used to allow VDD to stabilize before allowing the device to start running.

The Power-up Timer is controlled by the $\overrightarrow{\text{PWRTE}}$ bit of Configuration Word 1.

5.10 Start-up Sequence

Upon the release of a POR or BOR, the following must occur before the device will begin executing:

- 1. Power-up Timer runs to completion (if enabled).
- 2. Oscillator start-up timer runs to completion (if required for oscillator source).
- 3. MCLR must be released (if enabled).

The total time-out will vary based on oscillator configuration and Power-up Timer configuration. See **Section 6.0 "Oscillator Module"** for more information.

The Power-up Timer and oscillator start-up timer run independently of MCLR Reset. If MCLR is kept low long enough, the Power-up Timer and oscillator start-up timer will expire. Upon bringing MCLR high, the device will begin execution immediately (see Figure 5-3). This is useful for testing purposes or to synchronize more than one device operating in parallel.

TABLE 9-3:	SUMMARY OF REGISTERS ASSOCIATED WITH WATCHDOG TIMER
------------	---

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
OSCCON	—		IRCF<3:0>				SCS	<1:0>	58
STATUS	—	_	—	TO	PD	Z	DC	С	21
WDTCON	—		WDTPS<4:0					SWDTEN	75

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Watchdog Timer.

TABLE 9-4: SUMMARY OF CONFIGURATION WORD WITH WATCHDOG TIMER

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8	_	_	_	_	CLKOUTEN	BORE	N<1:0>	_	20
CONFIGT	7:0	CP	MCLRE	PWRTE	WDTE<1:0>		_	FOSC	<1:0>	39

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Watchdog Timer.





13.3 FVR Control Registers

|--|

R/W-0/0	R-q/q	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0			
FVREN	FVRRDY ⁽¹⁾	TSEN	TSRNG	—	—	ADFVI	R<1:0>			
bit 7							bit 0			
Legend:										
R = Readabl	le bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'				
u = Bit is und	changed	x = Bit is unkr	nown	-n/n = Value	at POR and BOI	R/Value at all o	ther Resets			
'1' = Bit is se	et	'0' = Bit is cle	ared	q = Value de	pends on conditi	ion				
bit 7	FVREN: Fixe	d Voltage Refe	rence Enable	bit						
	0 = Fixed Vo	Itage Referenc	e is disabled							
	1 = Fixed Vol	Itage Referenc	e is enabled	(4)						
bit 6	FVRRDY: Fix	ed Voltage Ref	erence Ready	y Flag bit ⁽¹⁾						
	0 = Fixed Vo	0 = Fixed Voltage Reference output is not ready or not enabled								
		lage Relefenc		ady for use						
DIT 5	ISEN: lempe	erature Indicato	or Enable bit							
	1 = Tempera	ture indicator is	s enabled							
hit 4	TSRNG. Tem	perature Indica	tor Range Se	lection hit						
	0 = VOUT = V	יסס - 2Vד (I ow	Range)							
	1 = VOUT = V	′оо - 4Vт (High	Range)							
bit 3-2	Unimplemen	ted: Read as '	0'							
bit 1-0	ADFVR<1:0>	: ADC Fixed V	oltage Refere	nce Selection I	bit					
	00 = ADC Fix	00 = ADC Fixed Voltage Reference Peripheral output is off.								
	01 = ADC Fix	D1 = ADC Fixed Voltage Reference Peripheral output is 1x (1.024V)								
	10 = ADC Fix	ed Voltage Re	ference Peripl	heral output is	2x (2.048V) ⁽²⁾					
	11 = Reserve	D								
Note 1: F	VRRDY will output	ut the true state	e of the band	gap.						

^{2:} Fixed Voltage Reference output cannot exceed VDD.

TABLE 13-2: SUMMARY OF REGISTERS ASSOCIATED WITH FIXED VOLTAGE REFERENCE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	—	—	ADFVR1	ADFVR0	113

Legend: Shaded cells are not used with the Fixed Voltage Reference.

REGISTER 15-5: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 1

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
—	—	—	_	—	—	ADRE	S<9:8>
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
u = Bit is uncha	anged	x = Bit is unkr	iown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				

bit 7-2 Reserved: Do not use.

bit 1-0 ADRES<9:8>: ADC Result Register bits Upper two bits of 10-bit conversion result

REGISTER 15-6: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 1

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| | | | ADRES | S<7:0> | | | |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 ADRES<7:0>: ADC Result Register bits Lower eight bits of 10-bit conversion result

17.0 TIMER1 MODULE WITH GATE CONTROL

The Timer1 module is a 16-bit timer/counter with the following features:

- 16-bit timer/counter register pair (TMR1H:TMR1L)
- · Programmable internal or external clock source
- · 2-bit prescaler
- · Dedicated 32 kHz oscillator circuit
- Multiple Timer1 gate (count enable) sources
- · Interrupt on overflow
- Wake-up on overflow (external clock, Asynchronous mode only)
- · Selectable Gate Source Polarity
- · Gate Toggle mode
- Gate Single-pulse mode
- Gate Value Status
- Gate Event Interrupt





Figure 17-1 is a block diagram of the Timer1 module.

17.3 Timer1 Prescaler

Timer1 has four prescaler options allowing 1, 2, 4 or 8 divisions of the clock input. The T1CKPS bits of the T1CON register control the prescale counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMR1H or TMR1L.

17.4 Timer1 Oscillator

A dedicated low-power 32.768 kHz oscillator circuit is built-in between pins T1OSI (input) and T1OSO. This internal circuit is to be used in conjunction with an external 32.768 kHz crystal.

The oscillator circuit is enabled by setting the T1OSCEN bit of the T1CON register. The oscillator will continue to run during Sleep.

Note: The oscillator requires a start-up and stabilization time before use. Thus, T1OSCEN should be set and a suitable delay observed prior to using Timer1. A suitable delay similar to the OST delay can be implemented in software by clearing the TMR1IF bit then presetting the TMR1H:TMR1L register pair to FC00h. The TMR1IF flag will be set when 1024 clock cycles have elapsed, thereby indicating that the oscillator is running and reasonably stable.

17.5 Timer1 Operation in Asynchronous Counter Mode

If control bit T1SYNC of the T1CON register is set, the external clock input is not synchronized. The timer increments asynchronously to the internal phase clocks. If the external clock source is selected then the timer will continue to run during Sleep and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (see Section 17.5.1 "Reading and Writing Timer1 in Asynchronous Counter Mode").

Note:	When switching from synchronous to
	asynchronous operation, it is possible to
	skip an increment. When switching from
	asynchronous to synchronous operation,
	it is possible to produce an additional
	increment.

17.5.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the TMR1H:TMR1L register pair.

17.6 Timer1 Gate

Timer1 can be configured to count freely or the count can be enabled and disabled using Timer1 gate circuitry. This is also referred to as Timer1 Gate Enable.

Timer1 gate can also be driven by multiple selectable sources.

17.6.1 TIMER1 GATE ENABLE

The Timer1 Gate Enable mode is enabled by setting the TMR1GE bit of the T1GCON register. The polarity of the Timer1 Gate Enable mode is configured using the T1GPOL bit of the T1GCON register.

When Timer1 Gate Enable mode is enabled, Timer1 will increment on the rising edge of the Timer1 clock source. When Timer1 Gate Enable mode is disabled, no incrementing will occur and Timer1 will hold the current count. See Figure 17-3 for timing details.

TABLE 17-3: TIMER1 GATE ENABLE SELECTIONS

T1CLK	T1GPOL	T1G	Timer1 Operation
\uparrow	0	0	Counts
\uparrow	0	1	Holds Count
\uparrow	1	0	Holds Count
1	1	1	Counts

FIGURE 18-7: AUTO-WAKE-UP BIT (WUE) TIMING DURING NORMAL OPERATION

1 1255-0	et by teler,	÷							Auto George
989,281,082 [-	· · · · · · · · · · · · · · · · · · ·	····· 4 ····· 4		· · · · · · · · · · · · · · · · · · ·	· ·			ning ji Y	, , ,
99693 DS <mark>8</mark> 2		·····ò······· : :	, " , ''''''''''''''''''''''''''''''''''		; ; ;	: ; ;	<i>11111111111111</i>		······ : :
ACXII				:	- 63	: हेर्ट्डल उंट्रह	te Şwer Reed		

FIGURE 18-8: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING SLEEP

	1382 Steel By		,	* * \$**************************			·····		· · · · · · · · · · · · · · · · · · ·	, ,,	Artis Ottorio	3
20020-036 je 1		· · · · · · · · · · · · · · · · · · ·		4 7			2 2			1 1.	······ ;	
SVOT LOŠ		2 2		• •	·····	.,	····;		UUE (1)	712) (· · · · ·	
8038 L	 693	ées: Comman	i Executed	A Sie	 xep Erxés	4	Cienco 6	ne to Geer P	Kored Ož		·····?,	

2. The \$555,4303 remains is the while the WORE bit is set.

19.9 LCD Waveform Generation

LCD waveforms are generated so that the net AC voltage across the dark pixel should be maximized and the net AC voltage across the clear pixel should be minimized. The net DC voltage across any pixel should be zero.

The COM signal represents the time slice for each common, while the SEG contains the pixel data.

The pixel signal (COM-SEG) will have no DC component and it can take only one of the two RMS values. The higher RMS value will create a dark pixel and a lower RMS value will create a clear pixel.

As the number of commons increases, the delta between the two RMS values decreases. The delta represents the maximum contrast that the display can have.

The LCDs can be driven by two types of waveform: Type-A and Type-B. In Type-A waveform, the phase changes within each common type, whereas in Type-B waveform, the phase changes on each frame boundary. Thus, Type-A waveform maintains 0 VDc over a single frame, whereas Type-B waveform takes two frames.

- Note 1: If Sleep has to be executed with LCD Sleep disabled (LCDCON<SLPEN> is '1'), then care must be taken to execute Sleep only when VDC on all the pixels is '0'.
 - 2: When the LCD clock source is Fosc/256, if Sleep is executed, irrespective of the LCDCON<SLPEN> setting, the LCD immediately goes into Sleep. Thus, take care to see that VDC on all pixels is '0' when Sleep is executed.

Figure 19-8 through Figure 19-18 provide waveforms for static, half-multiplex, 1/3-multiplex and 1/4-multiplex drives for Type-A and Type-B waveforms.



FIGURE 19-8: TYPE-A/TYPE-B WAVEFORMS IN STATIC DRIVE







21.2 Instruction Descriptions

ADDFSR	Add Literal to FSRn						
Syntax:	[label] ADDFSR FSRn, k						
Operands:	-32 ≤ k ≤ 31 n ∈ [0, 1]						
Operation:	$FSR(n) + k \rightarrow FSR(n)$						
Status Affected:	None						
Description:	The signed 6-bit literal 'k' is added to the contents of the FSRnH:FSRnL register pair.						

FSRn is limited to the range 0000h -FFFFh. Moving beyond these bounds will cause the FSR to wrap-around.

ANDLW	AND literal with W					
Syntax:	[<i>label</i>] ANDLW k					
Operands:	$0 \leq k \leq 255$					
Operation:	(W) .AND. (k) \rightarrow (W)					
Status Affected:	Z					
Description:	The contents of W register are AND'ed with the 8-bit literal 'k'. The result is placed in the W register.					

ADDLW	Add literal and W						
Syntax:	[<i>label</i>] ADDLW k						
Operands:	$0 \leq k \leq 255$						
Operation:	$(W) + k \to (W)$						
Status Affected:	C, DC, Z						
Description:	The contents of the W register are added to the 8-bit literal 'k' and the result is placed in the W register.						

ANDWF	AND W with f					
Syntax:	[label] ANDWF f,d					
Operands:	$0 \le f \le 127$ $d \in [0,1]$					
Operation:	(W) .AND. (f) \rightarrow (destination)					
Status Affected:	Z					
Description:	AND the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.					

ADDWF	Add W and f						
Syntax:	[label] ADDWF f,d						
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$						
Operation:	(W) + (f) \rightarrow (destination)						
Status Affected:	C, DC, Z						
Description:	Add the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.						

ASRF	Arithmetic Right Shift
Syntax:	[<i>label</i>] ASRF f {,d}
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	(f<7>)→ dest<7> (f<7:1>) → dest<6:0>, (f<0>) → C,
Status Affected:	C, Z
Description:	The contents of register 'f' are shifted one bit to the right through the Carry flag. The MSb remains unchanged. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in reg- ister 'f'.



ADD W and CARRY bit to f

Syntax:	[<i>label</i>] ADDWFC f {,d}						
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$						
Operation:	$(W) + (f) + (C) \rightarrow dest$						
Status Affected:	C, DC, Z						
Description:	Add W, the Carry flag and data mem- ory location 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in data memory location 'f'.						

22.2 DC Characteristics

TABLE 22-1: SUPPLY VOLTAGE

PIC16LF1904/6/7				Standard Operating Conditions (unless otherwise stated)				
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions	
D001	Vdd		1.8 2.3	_	3.6 3.6	V V	$Fosc \le 16 \text{ MHz}$ $Fosc \le 20 \text{ MHz} (EC mode only)$	
D002*	Vdr	RAM Data Retention Voltage ⁽¹⁾	1.5	—	—	V	Device in Sleep mode	
D002A*	VPOR*	Power-on Reset Release Voltage	1.54	1.64	1.74	V		
D002B*	VPORR*	Power-on Reset Rearm Voltage	-	1.7	_	V	Device in Sleep mode	
D003	VADFVR	Fixed Voltage Reference Voltage for ADC, Initial Accuracy	6 7 7 8	 	4 4 6 6	%	1.024V, VDD ≥ 1.8V, 85°C 1.024V, VDD ≥ 1.8V, 125°C 2.048V, VDD ≥ 2.5V, 85°C 2.048V, VDD ≥ 2.5V, 125°C	
D003A	VCDAFVR	Fixed Voltage Reference Voltage for Comparator and DAC, Initial Accuracy	7 8 8 9		5 5 7 7	%	1.024V, VDD ≥ 1.8V, 85°C 1.024V, VDD ≥ 1.8V, 125°C 2.048V, VDD ≥ 2.5V, 85°C 2.048V, VDD ≥ 2.5V, 125°C	
D003B	VLCDFVR	Fixed Voltage Reference Voltage for LCD Bias, Initial Accuracy	9 9.5	_	9 9	%	$\begin{array}{l} 3.072 \text{V}, \ \text{VDD} \geq 3.6 \text{V}, \ 85^{\circ}\text{C} \\ 3.072 \text{V}, \ \text{VDD} \geq 3.6 \text{V}, \ 125^{\circ}\text{C} \end{array}$	
D003C*	TCVFVR	Temperature Coefficient, Fixed Voltage Reference	—	-130	—	ppm/°C		
D003D*	$\Delta VFVR/$ ΔVIN	Line Regulation, Fixed Voltage Reference	_	0.270	_	%/V		
D004*	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05	_	_	V/ms	See Section 5.1 "Power-on Reset (POR)" for details.	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

FIGURE 22-3: POR AND POR REARM WITH SLOW RISING VDD





FIGURE 22-6: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING









TABLE 22-11:	TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS
--------------	---

Standard Operating Conditions(unless otherwise stated)									
Param No.	Sym.		Characteristic		Min.	Тур†	Max.	Units	Conditions
40*	T⊤0H	T0CKI High Pulse Width No Pr		No Prescaler	0.5 Tcy + 20	—	_	ns	
				With Prescaler	10			ns	
41*	T⊤0L	T0CKI Low Pulse Width No Pro		No Prescaler	0.5 Tcy + 20	—	_	ns	
				With Prescaler	10	—	_	ns	
42*	TT0P	T0CKI Period			Greater of: 20 or <u>Tcy + 40</u> N	—	—	ns	N = prescale value (2, 4,, 256)
45*	T⊤1H	T1CKI High Time	Synchronous, No Prescaler		0.5 Tcy + 20	—	_	ns	
			Synchronous, with Prescaler		15	—	_	ns	
			Asynchronous		30	30 —		ns	
46*	T⊤1L	T1CKI Low Time	Synchronous, No Prescaler		0.5 Tcy + 20	—	_	ns	
			Synchronous, with Prescaler		15	—	_	ns	
			Asynchronous		30	—	_	ns	
47*	Ττ1Ρ	T1CKI Input Period	Synchronous		Greater of: 30 or <u>Tcy + 40</u> N	—	_	ns	N = prescale value (1, 2, 4, 8)
			Asynchronous		60	—	_	ns	
48	FT1	Timer1 Oscill (oscillator en	ator Input Frequ abled by setting	ency Range bit T1OSCEN)	32.4	32.768	33.1	kHz	
49*	TCKEZTMR1	Delay from E Increment	xternal Clock Ec	2 Tosc	—	7 Tosc	—	Timers in Sync mode	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

24.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16, and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- Support for the entire device instruction set
- Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

24.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB X IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

24.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

24.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

APPENDIX A: DATA SHEET REVISION HISTORY

Revision A (03/2011)

Original release.

Revision B (08/2014)

Added Tables 9-3 and 9-4.

Updated PIC16LF190X Family Types Table.

Updated Equation 15-1; Example 3-2; Figures 1 through 5, 6-4, 15-1, 15-4, 19-7 22-2, 22-8; Registers 4-1, 4-2, 11-17, 15-1; Sections 4.1, 6.2.2.2, 10.0, 13.0, 15.1.3, 18.1.1.2, 18.1.1.3, 18.1.1.7, 18.1.2.9, 18.1.2.10, 18.2, 18.4.1.2, 19.1, 19.4.5, 22.0, 22.1, 22.5, 22.6, 22.7, 22-8, 22-10; Tables 1, 3-1, 3-3, 3-5, 5-1, 9-2, 10-3, 10-4, 17-2, 19-1, 22-2, 22-3, 22-4, 22-5, 22-6, 22-7, 22-8, 22-12.

Updated Package Marking Information.

Removed Section 18.1.2.3: Receive Data Polarity and Section 18.4.1.4: Data Polarity.

Data sheet went from Preliminary to Final data sheet.

Revision C (01/2016)

Added 'Memory' section and updated the 'PIC16LF190X Family Types' table; Other minor corrections.

Revision D (05/2016)

Minor changes to Figure 22-2, Table 22-8, and Table 22-10, in Electrical Specifications chapter; Updated Packaging: 28L SOIC, 44L TQFP, 28L UQFN, 40L UQFN. Removed Table 19-7, LCD Worksheet.

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	[X] ⁽¹⁾ ₋ Ț Tape and Reel Option	X Temperature Range	/XX Package	XXX Pattern	Ex a)	cample PIC Tape Indu UQF	25: 16LF1904T - I/MV 301 e and Reel, istrial temperature, FN package,
Device:	PIC16LF1904, F	PIC16LF1906, P	IC16LF1907		b)	QTF PIC Indu PDI	² pattern #301 16LF1906 - I/P Istrial temperature P package
Tape and Reel Option:	Blank = Stand T = Tape a	ard packaging (ti and Reel ⁽¹⁾	ube or tray)		c)	PIC Exte SSC	16LF1906 - E/SS ended temperature,)P package
Temperature Range:	$ = -40^{\circ}(2)$ E = -40^{\circ}(2)	C to +85°C (C to +125°C (Industrial) Extended)				
Package:	MV = UQF P = PDIP PT = TQFI SO = SOIC SS = SSO	N (4x4x0.5) > (44-pin) P			No	ote 1:	Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check
Pattern:	QTP, SQTP, Co (blank otherwise	de or Special Re e)	quirements				with your Microchip Sales Office for package availability with the Tape and Reel option.