
E·XFL

NXP USA Inc. - P5040NXN7VNC Datasheet



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

Product Status	Obsolete
Core Processor	PowerPC e5500
Number of Cores/Bus Width	4 Core, 64-Bit
Speed	2.0GHz
Co-Processors/DSP	-
RAM Controllers	DDR3, DDR3L
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	1Gbps (10), 10Gbps (2)
SATA	SATA 3Gbps (2)
USB	USB 2.0 + PHY (2)
Voltage - I/O	1.0V, 1.1V
Operating Temperature	-40°C ~ 105°C (TA)
Security Features	-
Package / Case	1295-BBGA, FCBGA
Supplier Device Package	1295-FCPBGA (37.5x37.5)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/p5040nxn7vnc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




QorlQ P5040/P5021 Processors

Overview

The QorlQ P5 family delivers scalable 64-bit processing with single-, dual- and quad-core devices. With frequencies scaling up to 2.4 GHz, a tightly coupled cache hierarchy for low latency, and integrated hardware acceleration, the P5040 (quad-core) and P5021 (dual-core) devices are ideally suited for compute intensive, power-conscious control plane applications.

QorlQ P5040/P5021 Processors



Core Complex (CPU, L2 and Frontside CoreNet Platform Cache)

Accelerators and Memory Control Networking Elements

P5 Family Comparison Chart

	P5020/P5010	P5040/P5021
CPU cores	2x 64-bit e5500, 1x (P5010)	4x 64-bit e5500, 2x (P5021)
Threads	2/1 (single thread per core)	4/2 (single thread per core)
Max. core frequency	1.6 to 2.0 GHz	1.8 to 2.4 GHz
L2	512 KB per core	512 KB per core
L3/Platform	2 MB (P5020)/1 MB (P5010)	2 MB (both P5040 and P5021)
DDR I/F	2x 64-bit DDR3 (up to 1333 MT/s)	2x 64-bit DDR3 (up to 1600 MT/s)
	1x 64-bit DDR3 (P5010)	
PCI Express®	4x PCle v2.0	3x PCle v2.0 (incl. 1x 8)
GbE, 10 GbE	5x 1 GbE, 1x 10 GbE	10x 1 GbE, 2x 10 GbE
SRIO	2x SRIO v2.1	N/A
	(supports type 9 and type 11 messaging)	
SerDes lanes	18 lanes	20 lanes
Package	1295-pin 37.5 x 37.5 mm FC-PBGA	1295-pin 37.5 x 37.5 mm FC-PBGA

e5500 Core

The P5040 is based on the 64-bit e5500 Power Architecture® core. The e5500 core uses a seven-stage pipeline for low latency response to unpredictable code execution paths, boosting its single-threaded performance. Key features:

- Supports up to 2.4 GHz core frequencies
- Tightly-coupled low latency cache hierarchy: 32 KB I/D (L1), 512 KB L2 per core
- Up to 2 MB of shared platform cache (L3)
- 3.0 DMIPS/MHz per core

- Up to 64 GB of addressable memory space
- Hybrid 32-bit mode to support legacy software and seamless transition to 64-bit architecture

Virtualization

The P5040 includes support for hardwareassisted virtualization. The e5500 core offers an extra core privilege level (hypervisor). Virtualization software for the P5 family includes kernel-based virtual machine, Linux[®] containers, Freescale hypervisor and commercial virtualization software from Green Hills[®] Software and Enea[®].

Target Markets and Applications

The P5040 is designed for highperformance, power-constrained control plane applications. The P5040 provides an ideal combination of core performance, integrated accelerators and advanced I/O required for the following compute-intensive applications:

- Enterprise equipment: Router, switch, services
- Data center: Server appliance, SAN storage controller, iSCSI controller, FCoE bridging
- Aerospace and defense
- Industrial computing: Single-board computers, test/measurement, robotics



DPAA Hardware Accelerators

Frame manager (FMAN)	24 Gbps classify, parse and distribute
Buffer manager (BMAN)	64 buffer pools
Queue manager (QMAN)	Up to 2 ²⁴ queues
Security (SEC)	17 Gbps: 3 DES, AES
RAID5/6 Engine	Calculates parity for network attached storage and direct attached storage applications

Data Path Acceleration Architecture (DPAA)

The P5040 integrates QorlQ DPAA, an innovative multicore infrastructure for scheduling work to cores (physical and virtual), hardware accelerators and network interfaces. The FMAN, a primary element of the DPAA, parses headers from incoming packets and classifies and selects data buffers with optional policing and congestion management. The FMAN passes its work to the QMAN, which assigns it to cores or accelerators with a multi-level scheduling hierarchy. The P5040 also offers accelerators for cryptography and RAID5/6 offload.

System Peripherals and Networking

For networking, there are dual FMANs with dual 10 Gb/s and 10x 1 Gb/s MAC controllers that connect to PHYs, switches and backplanes over RGMII, SGMII and XAUI. High-speed system expansion is supported through three PCI Express[®] v2.0 controllers that support a variety of lane widths. Other peripherals include SATA, SD/MMC, I²C, UART, SPI, NOR/NAND controller, GPIO and dual 1600 MT/s DDR3/3L controllers.

P5040/P5021 Features List

Four (P5040) or two (P5021) single threaded e5500 cores built on Power Architecture® technology	 Up to 2.4 GHz with 64-bit ISA support (Power Architecture V2.06 compliant) Three levels of instruction: User, supervisor, hypervisor Hybrid 32-bit mode to support legacy software and transition to 64-bit architecture
CoreNet platform cache (CPC)	2.0 MB configured as dual 1 MB blocks
Hierarchical interconnect fabric	 CoreNet fabric supporting coherent and non-coherent transactions with prioritization and bandwidth allocation amongst CoreNet endpoints QMAN fabric supporting packet-level queue management and quality of service scheduling
Two 64-bit DDR3/3L SDRAM memory controllers with ECC and interleaving support	Up to 1600 MT/sMemory pre-fetch engine
DPAA incorporating acceleration for the following functions	 Packet parsing, classification and distribution (FMAN) QMAN for scheduling, packet sequencing and congestion management Hardware BMAN for buffer allocation and de-allocation Cryptography acceleration (SEC 5.0) at up to 40 Gb/s
SerDes	 20 lanes at up to 5 Gb/s Supports SGMII, XAUI, PCIe rev1.1/2.0, SATA
Ethernet interfaces	Two 10 Gb/s Ethernet MACs 10x 1 Gb/s Ethernet MACs
High-speed peripheral interfaces	Three PCI Express 2.0 controllersTwo serial ATA (SATA 2.0) controllers
Additional peripheral interfaces	 Two High-Speed USB 2.0 controllers with integrated PHY Enhanced secure digital host controller (SD/MMC/eMMC) Enhanced serial peripheral interface Four I²C controllers Four UARTs Integrated flash controller supporting NAND and NOR flash
DMA	Dual four channel
Support for hardware virtualization and partitioning enforcement	Extra privileged level for hypervisor support
Chiorochicht	

Software and Tool Support

- Enea: Real-time operating system support and virtualization software
- Green Hills: Comprehensive portfolio of software and hardware development tools, trace tools, real-time operating systems and virtualization software
- Mentor Graphics[®]: Commercial-grade Linux solution
- QNX[®]: Real-time OS and development tool support
- QorlQ P5040 development system (P5040QDS-PA) available June 2012

Freescale

For more information, please visit freescale.com/QorlQ

Freescale, the Freescale logo and QorlQ are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm Off. CoreNet is a trademark of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. © 2012 Freescale Semiconductor, Inc.

Document Number: P50405021FS REV 1